LOW-POWER DECIMATION FILTER ARCHITECTURES FOR SIGMA-DELTA ADC's

Abstract

In this work, recent low-power decimation filter architectures of Sigma-Delta analog-todigital converters are presented and an improved version is proposed. Most of the available studies are focused on the analog part of Sigma-Delta architectures. However, the digital part can also be designed as lowpower. This work presents a low-power and area design of… (More)

Topics

6 Figures and Tables

Cite this paper

@inproceedings{Grsoy2005LOWPOWERDF, title={LOW-POWER DECIMATION FILTER ARCHITECTURES FOR SIGMA-DELTA ADC's}, author={{\"O}zge G{\"u}rsoy and Orkun Sağlamdemir and Mustafa Aktan and Selçuk Talay and G{\"u}nhan D{\"u}ndar}, year={2005} }