LEAKAGE REDUCTION USING POWER GATING TECHNIQUES IN SRAM SENSE AMPLIFIERS

@inproceedings{Mittal2015LEAKAGERU,
  title={LEAKAGE REDUCTION USING POWER GATING TECHNIQUES IN SRAM SENSE AMPLIFIERS},
  author={Deepak Mittal and Trisha V Vigneswaran},
  year={2015}
}
Now-a-days leakage power is an important issue in microprocessor’s and hardware’s. In modern computer systems memory components covers 70 to 80 percent of total area of microprocessors that means memory contains more number of transistors. Generally leakage power dissipation proportional to the number of transistors. So the leakage power dissipation is more in the memories. In high performance memories systems sense amplifiers are very important part for sensing the output. In this paper we are… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-2 OF 2 CITATIONS

Implementation and analysis of power reduction techniques in charge transfer sense amplifier for sub 90nm SRAM

  • 2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
  • 2017
VIEW 3 EXCERPTS
HIGHLY INFLUENCED

References

Publications referenced by this paper.
SHOWING 1-10 OF 11 REFERENCES

Design Techniques and Architectures for Low-Leakage SRAMs

  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2012
VIEW 1 EXCERPT

Power and area efficient 5T-SRAM with improved performance for low-power SoC in 65nm CMOS

  • 2010 53rd IEEE International Midwest Symposium on Circuits and Systems
  • 2010
VIEW 1 EXCERPT

A Novel Dual Sleep Approach to Low Leakage and Area Efficient VLSI Design

Nittaranjan Karmakar, Mehdi Z. Sadi, Md. Khorshed Alam, M. S. Islam
  • IEEE-RSM Proc. Kota Bahru, Malaysia
  • 2009
VIEW 1 EXCERPT

Sleepy Stack Reduction in Leakage Power

J. C. Park, V. J. Mooney, P. Pfeiffenberger. 2004
  • Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS’04), pp.148-158, September.
  • 2004
VIEW 1 EXCERPT

Sleepy Stack Reduction in Leakage Power

J. C. Park, V. J. Mooney, P. Pfeiffenberger. 2004
  • Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS’04), pp.148-158, September.
  • 2004
VIEW 1 EXCERPT

Leakage control with efficient use of transistor stacks in single threshold CMOS

  • Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)
  • 1999
VIEW 1 EXCERPT

Similar Papers