Kilo-instruction processors: overcoming the memory wall

@article{Cristal2005KiloinstructionPO,
  title={Kilo-instruction processors: overcoming the memory wall},
  author={Adri{\'a}n Cristal and Oliverio J. Santana and Francisco J. Cazorla and Marco Galluzzi and Tanaus{\'u} Ram{\'i}rez and Miquel Peric{\`a}s and Mateo Valero},
  journal={IEEE Micro},
  year={2005},
  volume={25},
  pages={48-57}
}
  • Adrián Cristal, Oliverio J. Santana, +4 authors Mateo Valero
  • Published 2005
  • Computer Science
  • IEEE Micro
  • Historically, advances in integrated circuit technology have driven improvements in processor microarchitecture and led to todays microprocessors with sophisticated pipelines operating at very high clock frequencies. However, performance improvements achievable by high-frequency microprocessors have become seriously limited by main-memory access latencies because main-memory speeds have improved at a much slower pace than microprocessor speeds. Its crucial to deal with this performance… CONTINUE READING

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 52 CITATIONS

    A decoupled KILO-instruction processor

    ffi cient Instruction Window for Scalable Processor Architecture

    VIEW 7 EXCERPTS
    CITES METHODS & BACKGROUND
    HIGHLY INFLUENCED

    A simple latency tolerant processor

    Implicit transactional memory in chip multiprocessors

    VIEW 4 EXCERPTS
    CITES METHODS & BACKGROUND

    Implementing Kilo-Instruction Multiprocessors

    FILTER CITATIONS BY YEAR

    2005
    2019

    CITATION STATISTICS

    • 3 Highly Influenced Citations

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 24 REFERENCES

    Out-of-order commit processors

    Runahead execution: an alternative to very large instruction windows for out-of-order processors

    Checkpoint processing and recovery: towards scalable large instruction window processors

    A large, fast instruction window for tolerating cache misses