Jitter minimization in Digital Transmission using dual phase locked loops


Timing jitter is a concern in high frequency timing circuits. Its presence can degrade system performance in many high-speed applications. In this paper, a new method for minimization of timing jitter due to phase locked loops is described. The timing jitter can be minimized using two phase locked loops connected in cascade, where the first one has Voltage… (More)


2 Figures and Tables

Slides referencing similar topics