Jitter Characteristic in Resonant Clock Distribution

@article{Mesgarzadeh2006JitterCI,
  title={Jitter Characteristic in Resonant Clock Distribution},
  author={Behzad Mesgarzadeh and Martin Hansson and Atila Alvandpour},
  journal={2006 Proceedings of the 32nd European Solid-State Circuits Conference},
  year={2006},
  pages={464-467}
}
This paper presents a detailed clock jitter characteristic analysis of a fully integrated 1.5-GHz resonant clocking fabricated in 130-nm CMOS, with 57% total clock power saving, compared to the conventional clocking implemented in the same test-chip. The jitter measurement result is in good agreement with the jitter analysis. Furthermore, a jitter-suppression technique based on injection locking phenomenon has been utilized to reduce the clock jitter and to solve the jitter peaking problem… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-6 of 6 extracted citations

References

Publications referenced by this paper.
Showing 1-7 of 7 references

Grutkowski “The implementation of a 2-core multi-threaded Itanium®-family processor,

  • S. Naffziger, T. B. Stackhouse
  • ISSCC Dig. Tech. Papers,
  • 2005
1 Excerpt

Similar Papers

Loading similar papers…