Investigation of gross die per wafer formulas

@article{deVries2005InvestigationOG,
  title={Investigation of gross die per wafer formulas},
  author={D.K. de Vries},
  journal={IEEE Transactions on Semiconductor Manufacturing},
  year={2005},
  volume={18},
  pages={136-139}
}
  • D.K. de Vries
  • Published 2005
  • IEEE Transactions on Semiconductor Manufacturing
Different forms of gross die per wafer formulas are investigated with respect to the accuracy in which they model the exact gross die per wafer count, as a function of die area and die aspect ratio. Coefficients are given with which the different formulas provide a sufficiently accurate model. To model the aspect ratio dependence, it is found that the mean of die width and die height should be used as a parameter. 
View on IEEE
doi.org
46 Citations
Highly Influential Citations
4
Background Citations
21
Methods Citations
12

Figures and Tables from this paper

46 Citations

Citation Type

Citation Type

Optimize die size design to enhance owe for design for manufacturing
To enhance competitive advantages, it is crucial for wafer fabs to reduce average die cost through productivity improvement via increasing the number of gross dies per wafer and throughput. However,… Expand
How significant will be the test cost share for 3D die-to-wafer stacked-ICs?
Several challenges must be overcome before high volume production of the 3D Stacked-ICs (3D-SIC) can be realized. A key challenge is to guarantee the required product quality at minimal overall cost.… Expand
A Review of Wafer Packing and New Results: Examining Optimal Die Placement
TLDR
A particular irregular die placement commonly applied in devices fabricated in expensive substrates to achieve a higher GDW when compared to that of regular die-placement schemes is investigated. Expand
On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking
TLDR
A mathematical model shows that the yield increase depends on the number of stack tiers, number of dies per wafer, the die yield, and the repository size, and results demonstrate that, for realistic cases, relative yield increases of 0.5% to 10% can be achieved. Expand
Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost
TLDR
Simulation results show that both the test cost and the overall cost in D2W stacking strongly depends on the selected test flow; test flows with pre-bond and mid-b Bond stacking tests show a higher test cost share, but significantly reduce the overall 3D-SIC cost. Expand
Enhanced wafer matching heuristics for 3-D ICs
TLDR
Pre-bond test has been identified as a vital step for the wafer level integration of3-D ICs and this layer should be treated differently for a method that aims at maximizing the profit that can be made from a 3-D system. Expand
Quality versus cost analysis for 3D Stacked ICs
TLDR
This paper presents a model that predicts the 3D product quality in terms of DPPM for different test flows and associated cost; it incorporates the quality of the wafer manufacturing, stacking and packaging process. Expand
Test Cost Analysis for 3D Die-to-Wafer Stacking
TLDR
A cost model for D2W SICs is established and a test cost model is proposed to estimate the impact of the test flow on the overall 3D-SIC cost, showing that the most cost-effective test flow consists of pre-bond tests and strongly depends on the stack yield. Expand
On optimizing test cost for Wafer-to-Wafer 3D-stacked ICs
  • M. Taouil, S. Hamdioui
  • Computer Science, Engineering
  • 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era
  • 2012
TLDR
A cost model is proposed to evaluate and estimate the impact of test flows on the overall 3D-SIC cost and results show that test flows with pre-bond testing in general significantly reduce the overall cost. Expand
Number Determination of Successfully Packaged Dies Per Wafer Based on Machine Vision
Packaging the integrated circuit (IC) chip is a necessary step in the manufacturing process of IC products. In general, wafers with the same size and process should have a fixed number of packaged… Expand
...
1
2
3
4
5
...

References

SHOWING 1-4 OF 4 REFERENCES
Die-counting algorithm for yield modeling and die-per-wafer optimization
This paper presents a computer algorithm for accurately counting the total number of possible yielding die sites on a wafer. This algorithm takes into account such variables as the X and Y die… Expand
A cutting algorithm for optimizing the wafer exposure pattern
Semiconductor manufacturing industry competes by increasing yield and lowering die costs, thereby taking advantage of significant capital investments. Many studies focus on defect reduction to… Expand
An algebraic expression to count the number of chips on a wafer
Most chip-counting algorithms use the Pythagorean theorem; in effect, a grid of chips is superimposed over the wafer, and the radial distance from the center of the water to the outermost vertex of… Expand
How many chips per wafer? Derivation of the number of potential good dice per wafer,
  • 1995