Investigation of gross die per wafer formulas

@article{Vries2005InvestigationOG,
  title={Investigation of gross die per wafer formulas},
  author={D. de Vries},
  journal={IEEE Transactions on Semiconductor Manufacturing},
  year={2005},
  volume={18},
  pages={136-139}
}
  • D. de Vries
  • Published 2005
  • IEEE Transactions on Semiconductor Manufacturing
  • Different forms of gross die per wafer formulas are investigated with respect to the accuracy in which they model the exact gross die per wafer count, as a function of die area and die aspect ratio. Coefficients are given with which the different formulas provide a sufficiently accurate model. To model the aspect ratio dependence, it is found that the mean of die width and die height should be used as a parameter. 
    45 Citations

    Figures and Tables from this paper

    Optimize die size design to enhance owe for design for manufacturing
    How significant will be the test cost share for 3D die-to-wafer stacked-ICs?
    • 9
    A Review of Wafer Packing and New Results: Examining Optimal Die Placement
    On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking
    • 62
    Test Impact on the Overall Die-to-Wafer 3D Stacked IC Cost
    • 15
    • PDF
    Enhanced wafer matching heuristics for 3-D ICs
    • PDF
    Quality versus cost analysis for 3D Stacked ICs
    • 7
    Test Cost Analysis for 3D Die-to-Wafer Stacking
    • 62
    • PDF
    On optimizing test cost for Wafer-to-Wafer 3D-stacked ICs
    • M. Taouil, S. Hamdioui
    • Engineering
    • 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era
    • 2012
    • 1
    • PDF

    References

    SHOWING 1-5 OF 5 REFERENCES
    A cutting algorithm for optimizing the wafer exposure pattern
    • 23
    An algebraic expression to count the number of chips on a wafer
    • 24
    • Highly Influential
    and J
    • M. Johnston, “Die counting algorithm for yield modeling and die per wafer optimization,” in Proc. SPIE, vol. 3216
    • 1997
    How many chips per wafer? Derivation of the number of potential good dice per wafer,
    • 1995