• Corpus ID: 34538746

Introduction to the CRISP Instruction Set Architecture

  title={Introduction to the CRISP Instruction Set Architecture},
  author={Alan D. Berenbaum and David R. Ditzel and Hubert R. McLellan},
Since 1975 the Bell Labs C Machine Project has designed several computer architectures to support the C programming language1 efficiently. These designs have evolved into the current C Machine instruction set architecture. The CRISP Microprocessor is one particular implementation of that architecture. Since we wish to describe the capabilities of a particular implementation in this paper, we will use "CRISP" in describing both the architecture and the implementation. While C Machines are… 

Figures from this paper

Design tradeoffs to support the C programming language in the CRISP microprocessor

The particular tradeoffs used in the implementation of a 172,163 transistor 32-bit single chip microprocessor of CRISP are described.

Compiling for the CRISP Microprocessor

The architecture of CRISP is different from either current CISC or RISC machines in a number of ways which opens the opportunity for several new types of optimizations.

The hardware architecture of the CRISP microprocessor

This paper focuses on a detailed description of hardware architecture, including the pipeline structure and details of the architectural innovations of the AT&T CRISP Microprocessor.

Pipelining a memory based CISC processor

Smart Register Files for High-Performance Microprocessors

This report examines how the compiler can more efficiently use a large number of processor registers and suggests new compiler and microarchitecture support is needed to do so.

Branch folding in the CRISP microprocessor: reducing branch delay to zero

Branch Folding can reduce the apparent number of instructions needed to execute a program by the number of branches in that program, as well as reducing or eliminating pipeline breakage.

Experience with CAD Tools for the AT & T CRISP Microprocessor

The design methodology used in the design of the CRISP Microprocessor is described, and the experiences, war stories, and lessons learned in trying to apply these tools to a large microprocessor design are described.

Compiled instruction set simulation

An efficient method for simulating instruction sets using the macro expansion capabilities found in many languages is described and the semantics of the C case statement allows instruction branching to be incorporated in an efficient manner.

Code Generation and RISC Architectures (eingeladener Vortrag)

The arguments for RISC architecture include the claims that code generation is easier because there are fewer choices, and that the architecture includes only the instructions that are used frequently.

Regulus: A high performance VLSI architecture

  • S. SimsJ. Benkual
  • Computer Science
    Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference
  • 1988
A description is given of the Regulus processor, a high-performance microprocessor designed to take full advantage of custom VLSI, and some of the innovative features of its architecture and design are described.



Compiling for the CRISP Microprocessor

The architecture of CRISP is different from either current CISC or RISC machines in a number of ways which opens the opportunity for several new types of optimizations.

The case for the reduced instruction set computer

It is argued that the next generation of VLSI computers may be more effectively implemented as RISC's than CISC's, and in fact may even do more harm than good.

Register allocation for free: The C machine stack cache

A piece of the C Machine architecture is described which effectively eliminates the register allocation problem, and improves procedure calling by drastically reducing storage references required by traditional register saving.

C++ Programming Language

Bjarne Stroustrup makes C even more accessible to those new to the language, while adding advanced information and techniques that even expert C programmers will find invaluable.

The PDP-11: A case study of how not to design condition codes

A design weakness in the PDP-11 architecture is investigated, namely the condition code bits, and a number of “principles” are proposed that would correct the deficiencies and could therefore be used as a guide for designing future machines.

An analysis of C machine support for other block-structured languages

Although the C machine proposed by Ditzel (et al.) was originally intended to execute the C programming language, its utility would be enhanced if it could also execute programs written in other