Interconnection Length Estimation at Logic-Level

Abstract

Abstract: Accurate and fast interconnection length estimation of CMOS circuits during the design phase is essential to evaluate placement, routing and power estimation. The goal of this work is to estimate the average interconnection length of the nets for a given circuit at the logic level. We propose a look-up-table method, taking into account three… (More)

Topics

  • Presentations referencing similar topics