Interconnect layout optimization under higher-order RLC model

@article{Cong1997InterconnectLO,
  title={Interconnect layout optimization under higher-order RLC model},
  author={Jason Cong and Cheng-Kok Koh},
  journal={1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD)},
  year={1997},
  pages={713-720}
}
Studies the interconnect layout optimization problem under a higher-order RLC model to optimize not just the delay but also the waveform for RLC circuits with non-monotone signal response. We propose a unified approach that considers topology optimization, wire-sizing optimization and waveform optimization simultaneously. Our algorithm considers a large class of routing topologies, ranging from shortest-path Steiner trees to bounded-radius Steiner trees and Steiner routings. We construct a set… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 30 CITATIONS

Parasitic aware routing methodology based on higher order RLCK moment metrics

  • 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
  • 2006
VIEW 6 EXCERPTS
CITES BACKGROUND, METHODS & RESULTS
HIGHLY INFLUENCED

Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures

  • ACM Great Lakes Symposium on VLSI
  • 2000
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS

Parasitic-Aware and Moment-driven Constraint Satisfying Non-Linear Routing Methodology

  • 2006 49th IEEE International Midwest Symposium on Circuits and Systems
  • 2006
VIEW 3 EXCERPTS
CITES METHODS & RESULTS
HIGHLY INFLUENCED

Modeling and Layout Optimization for Tapered TSVs

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2015
VIEW 2 EXCERPTS
CITES BACKGROUND

Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2009
VIEW 1 EXCERPT
CITES BACKGROUND

Fast Timing Update under the Effect of IR Drop

  • 9th International Symposium on Quality Electronic Design (isqed 2008)
  • 2008
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-4 OF 4 REFERENCES

BufferedSteiner tree constructionwith wire sizing for interconnect layout optimization

T. Okamoto andJ. Cong
  • Proc. Int. Conf. on Computer Aided Design, pp. 44–49, Nov. 1996.
  • 1996
VIEW 6 EXCERPTS
HIGHLY INFLUENTIAL