Integrating Hardware Limitations in CAN Schedulability Analysis

Abstract

The existing schedulability analysis for the Controller Area Network (CAN) does not take into account that a CAN controller has finite buffer space to store outgoing messages and high priority messages may suffer from priority inversion if the buffers are already occupied by low priority messages. This gives rise to an additional delay for high priority messages, which, if not considered, may result in a deadline violation. In this paper, we explain the cause of this additional delay and extend the existing CAN schedulability analysis to integrate it. Finally, we suggest implementation guidelines that minimizes both the run-time CPU overhead and the additional delay due to priority inversion.

2 Figures and Tables

Cite this paper

@inproceedings{Khan2010IntegratingHL, title={Integrating Hardware Limitations in CAN Schedulability Analysis}, author={Dawood Ashraf Khan and Reinder J. Bril and Nicolas Navet}, year={2010} }