Integrated retiming and placement for field programmable gate arrays

@inproceedings{Singh2002IntegratedRA,
  title={Integrated retiming and placement for field programmable gate arrays},
  author={D. Singh and S. Brown},
  booktitle={FPGA '02},
  year={2002}
}
Retiming is a synchronous circuit transformation that can optimize the delay of a synchronous circuit by moving registers across combinational circuit elements. The combinational structure remains unchanged and the observable behavior of the circuit is identical to the original.In this paper, we address the problem of applying retiming techniques to circuits implemented in Field Programmable Gate Arrays (FPGAs). FPGAs contain prefabricated and configurable routing elements that allow us to… Expand
56 Citations
Constrained clock shifting for field programmable gate arrays
  • 29
  • PDF
A practical cut-based physical retiming algorithm for field programmable gate arrays
Simultaneous Retiming and Placement for Pipelined Netlists
  • Kenneth Eguro, S. Hauck
  • Computer Science
  • 2008 16th International Symposium on Field-Programmable Custom Computing Machines
  • 2008
  • 9
  • PDF
The Stratix™ 10 Highly Pipelined FPGA Architecture
  • 50
  • Highly Influenced
  • PDF
The sfra: a fixed frequency fpga architecture
  • 5
  • Highly Influenced
  • PDF
Performance-directed retiming for FPGAs using post-placement delay information
  • 7
  • Highly Influenced
  • PDF
Don't forget memories: a case study redesigning a pattern counting ASIC circuit for FPGAs
  • 6
  • PDF
An area-efficient timing closure technique for FPGAs using Shannon's expansion
  • 6
  • PDF
Supporting high-performance pipelined computation in commodity-style fpgas
  • 2
  • Highly Influenced
  • PDF
Multilevel global placement with retiming
  • J. Cong, Xin Yuan
  • Computer Science
  • Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451)
  • 2003
  • 27
  • PDF
...
1
2
3
4
5
...