Instruction Scheduling for Emerging Communication-Exposed Architectures

Technology trends present new challenges to instruction schedulers and processor architectures. Although increasing transistor counts will enable numerous execution units on a single chip, decreasing wire transmission speeds will cause on-chip latencies to increase to tens of cycles. Conventional architectures, including static VLIWs and dynamic… CONTINUE READING