Institute of Electrical Engineering and Information Technology , University of Paderborn

  title={Institute of Electrical Engineering and Information Technology , University of Paderborn},
  author={Marc Hunger and Sybille Hellebrand and Alejandro Czutro and Ilia Polian and Bernd Becker}
—Robust circuit design has become a major concern for nanoscale technologies. As a consequence, for design validation , not only the functionality of a circuit has to be considered, but also its robustness properties have to be analyzed. In this work we propose a method to verify the strong fault-secureness by use of constrained SAT-based ATPG. Strongly fault-secure circuits can be seen as the widest class of circuits achieving the totally self-checking (TSC) goal, which requires that every… CONTINUE READING

Similar Papers

Figures, Tables, and Topics from this paper.


Publications citing this paper.

Reconfigurable RF communication components

  • 2010 The 2nd International Conference on Computer and Automation Engineering (ICCAE)
  • 2010


Publications referenced by this paper.

A Machine Program for TheoremProving

G. Logemann M. Davis, D. Loveland
  • Proc . Asia and South Pacific Design Automation Conf . ( ASPDAC ’ 07 ) , Jan .
  • 2007

Sequential Element Design With Built-In Soft Error Resilience

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2006

Chaff: engineering an efficient SAT solver

  • Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)
  • 2001