Initialization-Based Test Pattern Generation for Asynchronous Circuits

  title={Initialization-Based Test Pattern Generation for Asynchronous Circuits},
  author={Aristides Efthymiou},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
A novel test pattern generation method for asynchronous circuits is described and evaluated in detail. The method combines conventional pattern generation with hazard-free state initialization. Any type of asynchronous circuit can be processed, and all stuck-at faults, even those inside state-holding elements, such as C-elements, are considered. The results on some of the largest benchmarks ever used for asynchronous circuit testing show fault coverage on the order of 99% with no area overhead… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-6 of 6 extracted citations

Test pattern generation for the combinational representation of asynchronous circuits

13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems • 2010
View 6 Excerpts
Highly Influenced

Self-timed automatic test pattern generation for null convention logic

2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS) • 2016
View 3 Excerpts

Characterization of Conventional Asynchronous Counters in Digital Systems

2012 Fourth International Conference on Computational Intelligence, Modelling and Simulation • 2012
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 28 references

SPIN-TEST: automatic test pattern generation for speed-independent circuits

IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004. • 2004
View 8 Excerpts
Highly Influenced

Delay-insensitive multi-ring structures

Integration • 1993
View 3 Excerpts
Highly Influenced

A Partial Scan Method for Sequential Circuits with Feedback

IEEE Trans. Computers • 1990
View 4 Excerpts
Highly Influenced

Redundancy and Test-Pattern Generation for Asynchronous Quasi-Delay-Insensitive Combinational Circuits

2007 IEEE Design and Diagnostics of Electronic Circuits and Systems • 2007
View 3 Excerpts

Synthesising quasi-delay-insensitive datapath circuits

W. Toms
Ph.D. dissertation, Univ. Manchester, School Comput. Sci., Manchester, U.K., 2006. [Online]. Available: amulet/theses/Toms06_phd.pdf • 2006
View 1 Excerpt

SPIN-SIM: logic and fault simulation for speed-independent circuits

2004 International Conferce on Test • 2004
View 2 Excerpts

Similar Papers

Loading similar papers…