Information Theoretic and Security Analysis of a 65-Nanometer DDSLL AES S-Box

  title={Information Theoretic and Security Analysis of a 65-Nanometer DDSLL AES S-Box},
  author={Mathieu Renauld and Dina Kamel and François-Xavier Standaert and Denis Flandre},
In a recent work from Eurocrypt 2011, Renauld et al. discussed the impact of the increased variability in nanoscale CMOS devices on their evaluation against side-channel attacks. In this paper, we complement this work by analyzing an implementation of the AES S-box, in the DDSLL dual-rail logic style, using the same 65-nanometer technology. For this purpose, we first compare the performance results of the static CMOS and dual-rail S-boxes. We show that full custom design allows to nicely… CONTINUE READING
Highly Cited
This paper has 18 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 13 extracted citations

Randomized Multitopology Logic Against Differential Power Analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2015
View 2 Excerpts

Behind the Scene of Side Channel Attacks

IACR Cryptology ePrint Archive • 2013
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 27 references

Differential Power Analysis

View 10 Excerpts
Highly Influenced

Low-power current mode logic for improved DPA-resistance in embedded systems

2005 IEEE International Symposium on Circuits and Systems • 2005
View 4 Excerpts
Highly Influenced

A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation

Proceedings Design, Automation and Test in Europe Conference and Exhibition • 2004
View 10 Excerpts
Highly Influenced

Template Attacks

View 3 Excerpts
Highly Influenced

Analysis and mitigation of process variation impacts on Power-Attack Tolerance

2009 46th ACM/IEEE Design Automation Conference • 2009
View 1 Excerpt

Similar Papers

Loading similar papers…