Incremental test pattern generation

Abstract

Discusses a test pattern generation (TPG) algorithm for single stuck-at faults in combinational logic circuits. Current TPG systems generate a test vector for fault F/sub i+1/ independently of the computation previously done for faults F/sub 1/, F/sub 2/, . . ., F/sub i/. The algorithm ITPG, generates a test vector for fault F/sub i+1/ by starting with… (More)
DOI: 10.1109/VTEST.1993.313353

7 Figures and Tables

Topics

  • Presentations referencing similar topics