Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits

@article{Yu2017IncrementalSR,
  title={Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits},
  author={Cunxi Yu and Xiangyu Zhang and Duo Liu and Maciej J. Ciesielski and Daniel Holcomb},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2017},
  volume={36},
  pages={1647-1659}
}
Layout-level gate or routing camouflaging techniques have attracted interest as countermeasures against reverse engineering of combinational logic. In order to minimize area overhead, typically only a subset of gate or routing components are camouflaged, and each camouflaged component layout can implement one of a few different functions or connections. The security of camouflaging relies on the difficulty of learning the overall combinational logic function without knowing the functions… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-10 of 10 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 40 references

Similar Papers

Loading similar papers…