In search of "Forever," continued transistor scaling one new material at a time

@article{Thompson2005InSO,
  title={In search of "Forever," continued transistor scaling one new material at a time},
  author={S. Thompson and R. Chau and T. Ghani and K. Mistry and S. Tyagi and M. Bohr},
  journal={IEEE Transactions on Semiconductor Manufacturing},
  year={2005},
  volume={18},
  pages={26-36}
}
  • S. Thompson, R. Chau, +3 authors M. Bohr
  • Published 2005
  • Mathematics, Materials Science
  • IEEE Transactions on Semiconductor Manufacturing
    • This work looks at past, present, and future material changes for the metal-oxide-semiconductor field-effect transistor (MOSFET). It is shown that conventional planar bulk MOSFET channel length scaling, which has driven the industry for the last 40 years, is slowing. To continue Moore's law, new materials and structures are required. The first major material change to extend Moore's law is the use of SiGe at the 90-nm technology generation to incorporate significant levels of strain into the Si… CONTINUE READING
    View on IEEE
    doi.org
    161 Citations
    Highly Influencial Citations
    3
    Background Citations
    33
    Methods Citations
    3
    161 Citations
    Citation Type

    Citation Type

    A Review of Nanoscale Channel and Gate Engineered FINFETs for VLSI Mixed Signal Applications Using Zirconium-di-Oxide Dielectrics
    • 3
    • PDF
    On the C-V characteristics of nanoscale strained gate-all-around Si/SiGe MOSFETs
    • 2
    Ultra Small SOI DG MOSFETs and RF MEMS Applications
    • 1
    Exploring new channel materials for nanoscale CMOS devices: A simulation approach
    • 7
    • PDF
    Influence of Block Oxide Width on a Silicon-on-Partial-Insulator Field-Effect Transistor
    • J. Lin, Y. Eng
    • Physics
    • IEEE Transactions on Electron Devices
    • 2007
    • 7
    Investigation of threshold voltage variations in NMOS
    Integration of highly-strained SiGe materials in 14 nm and beyond nodes FinFET technology
    • 36
    • PDF
    Architecture of source-drain cavity of a p-channel field effect transistor for embedding with epitaxial SiGe for enhanced performance
    Advanced numerical modeling applied to current prediction in ultimate CMOS devices
    Ultra-thin body Silicon On Insulator and nanowire transistors for 22nm technology node and below
    • T. Poiroux, F. Andrieu, +9 authors O. Faynot
    • Computer Science
    • Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010
    • 2010
    • 3

    References

    SHOWING 1-10 OF 76 REFERENCES
    A 90-nm logic technology featuring strained-silicon
    • 608
    • PDF
    FinFET scaling to 10 nm gate length
    • 518
    • PDF
    Evolution of the MOS transistor-from conception to VLSI
    • 107
    Device scaling limits of Si MOSFETs and their application dependencies
    • 1,213
    • PDF
    High performance fully-depleted tri-gate CMOS transistors
    • 431
    • PDF
    A logic nanotechnology featuring strained-silicon
    • 445
    • PDF
    Fundamental limitations in microelectronics—I. MOS technology
    • 341
    • PDF
    Scaling fully depleted SOI CMOS
    • 100
    CMOS scaling beyond 0.1 /spl mu/m: how far can it go?
    • Y. Taur
    • Computer Science
    • 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453)
    • 1999
    • 29
    CMOS design near the limit of scaling
    • 344
    • PDF