In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers
@article{Naik2017InFieldTF, title={In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers}, author={Dhanavath Kiran Kumar Naik}, journal={International Journal of Research}, year={2017}, volume={4}, pages={2722-2726} }
The Network-on-Chip (NoC) communication architecture is a packet based network where cores communicate among themselves by sending and receiving packets. High parallelism, smaller latency in data transmission and facility of Intellectual Property (IP) re-use have made NoCs overcome the problem of bandwidth and latency in conventional bus-based interconnects. In this concise proposes an on-line straightforward test method for recognition of idle hard blames which create in first info initially… CONTINUE READING
Topics from this paper
References
SHOWING 1-10 OF 11 REFERENCES
An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS
- Computer Science, Engineering
- IEEE Journal of Solid-State Circuits
- 2008
- 728
- PDF
Networks on chips - technology and tools
- Engineering, Computer Science
- The Morgan Kaufmann series in systems on silicon
- 2006
- 486
Networks on Chips for High-End Consumer-Electronics TV System Architectures
- Engineering, Computer Science
- Proceedings of the Design Automation & Test in Europe Conference
- 2006
- 65
- PDF
The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs
- Computer Science
- IEEE Micro
- 2002
- 998
- PDF
Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks
- Engineering, Computer Science
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- 2010
- 69
- PDF
Trends in emerging onchip interconnect technologies
- IPSJ Trans. Syst. LSI Design Methodol., vol. 1, pp. 2–17,Aug. 2008.
- 2008
Interconnect limits on gigascale integration Interconnect opportunities for gigascale integration An 80 - tile sub - 100W TeraFLOPS processor in 65 - nm CMOS
- Networks on Chips : Technology and Tools
- 2006