Corpus ID: 196123316

In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers

@article{Naik2017InFieldTF,
  title={In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers},
  author={Dhanavath Kiran Kumar Naik},
  journal={International Journal of Research},
  year={2017},
  volume={4},
  pages={2722-2726}
}
  • Dhanavath Kiran Kumar Naik
  • Published 2017
  • Computer Science
  • International Journal of Research
    • The Network-on-Chip (NoC) communication architecture is a packet based network where cores communicate among themselves by sending and receiving packets. High parallelism, smaller latency in data transmission and facility of Intellectual Property (IP) re-use have made NoCs overcome the problem of bandwidth and latency in conventional bus-based interconnects. In this concise proposes an on-line straightforward test method for recognition of idle hard blames which create in first info initially… CONTINUE READING

    References

    SHOWING 1-10 OF 11 REFERENCES
    An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS
    • 728
    • PDF
    Low-power NoC for high-performance SoC design
    • 29
    Networks on chips - technology and tools
    • 486
    Networks on Chips for High-End Consumer-Electronics TV System Architectures
    • 65
    • PDF
    The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs
    • 998
    • PDF
    Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks
    • 69
    • PDF
    Thousand Core Chips — A Technology Perspective
    • 1,000
    • PDF
    Interconnect Opportunities for Gigascale Integration
    • 122
    • PDF
    Trends in emerging onchip interconnect technologies
    • IPSJ Trans. Syst. LSI Design Methodol., vol. 1, pp. 2–17,Aug. 2008.
    • 2008
    Interconnect limits on gigascale integration Interconnect opportunities for gigascale integration An 80 - tile sub - 100W TeraFLOPS processor in 65 - nm CMOS
    • Networks on Chips : Technology and Tools
    • 2006