• Corpus ID: 212578286

In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers

@inproceedings{Anjaneyulu2017InFieldTF,
  title={In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers},
  author={B. Anjaneyulu},
  year={2017}
}
This brief proposes an on-line transparent test technique for detection of latent hard faults which develop in first input firstoutput buffers of routers during field operation of NoC. The technique involves repeating tests periodically to prevent accumulation of faults. A prototype implementation of the proposed test algorithm has been integrated into the router-channel interface and on-line test has been performed with synthetic self-similar data traffic. The performance of the NoC after… 

Figures from this paper

References

SHOWING 1-10 OF 16 REFERENCES

Functional tests for arbitration SRAM-type FIFOs

TLDR
Functional fault models and functional tests for FIFO are presented, together with a set of tests and their correctness proofs for arbitration SRAM-type FIFOs.

A distributed and topology-agnostic approach for on-line NoC testing

TLDR
A new distributed on-line test mechanism for NoCs is proposed which scales to large-scale networks with general topologies and routing algorithms and achieves 100% fault coverage for the data-path and 85% for the control paths including routing logic, FIFO's control path and the arbiter of a 5×5 router.

Analysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory Test

This paper presents the results of resistive-open defect insertion in different locations of Infineon 0.13 μm embedded-SRAM with the main purpose of verifying the presence of dynamic faults. This

Toward a Scalable Test Methodology for 2D-mesh Network-on-Chips

TLDR
It is shown that the proposed methodology can be applied for different implementations of deflecting switches, and that the test time is limited to a few thousand-clock cycles with fault coverage close to 100%.

Methodologies and algorithms for testing switch-based NoC interconnects

TLDR
Two novel methodologies for testing the interconnect fabrics of network-on-chip (NoC) based chips use the concept of recursive testing, with different degrees of parallelism in each case.

A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing

  • D. Xiang
  • Business
    2013 22nd Asian Test Symposium
  • 2013
TLDR
An effective scheme for 3-D stacked NoC router and interconnect testing and a new approach to testing of NoC routers is proposed by classifying the routers, including a new unicast-based multicast scheme.

Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme

  • D. XiangYe Zhang
  • Computer Science
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2011
TLDR
A new power-aware test scheduling scheme is proposed, which is extended to cases for multiple port ATEs and Experimental results are presented to show the effectiveness of the proposed method in reducing the NoC test cost and test data volume by comparing to the previous methods.

Methods for fault tolerance in networks-on-chip

TLDR
The article at hand reviews the failure mechanisms, fault models, diagnosis techniques, and fault-tolerance methods in on-chip networks, and surveys and summarizes the research of the last ten years.

Route packets, not wires: on-chip interconnection networks

  • W. DallyB. Towles
  • Computer Science
    Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)
  • 2001
TLDR
The concept of on-chip networks is introduced, a simple network is sketched, and some challenges in the architecture and design of these networks are discussed.

Theory of Transparent BIST for RAMs

TLDR
The theoretical analysis shows that this transparent BIST technique does not decrease the fault coverage for modeled faults, it behaves better for unmodeled ones and does not increase the aliasing with respect to the initial test algorithm.