Improving the Security of Dual-Rail Circuits

  title={Improving the Security of Dual-Rail Circuits},
  author={Danil Sokolov and Julian P. Murphy and Alexandre V. Bystrov and Alexandre Yakovlev},
Dual-rail encoding, return-to-spacer protocol and hazard-free logic can be used to resist differential power analysis attacks by making the power consumption independent of processed data. Standard dual-rail logic uses a protocol with a single spacer, e.g. all-zeroes, which gives rise to power balancing problems. We address these problems by incorporating two spacers; the spacers alternate between adjacent clock cycles. This guarantees that all gates switch in each clock cycle regardless of the… CONTINUE READING
Highly Cited
This paper has 55 citations. REVIEW CITATIONS
39 Citations
15 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 39 extracted citations

56 Citations

Citations per Year
Semantic Scholar estimates that this publication has 56 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 15 references

, S . Dominikus : “ A Highly Regular and Scalable AES Hardware Architecture ”

  • E. Oswald Wolkerstorfer, M. Lamberger
  • IEEE Trans . On Computers
  • 2003

: “ An investigation into the security of self - timed circuits ”

  • I. Verbauwhede Tiri
  • 2003

Usselmann : “ Advanced Encryption Standard / Rijndael IP Core ”

  • M. Aigner Mangard
  • 2002

Similar Papers

Loading similar papers…