• Corpus ID: 7857744

Improving the ESD self-protection capability of integrated power NLDMOS arrays

@article{Vashchenko2010ImprovingTE,
  title={Improving the ESD self-protection capability of integrated power NLDMOS arrays},
  author={Vladislav A. Vashchenko and Andy Strachan and Dimitri Linten and David LaFonteese and Ann Concannon and Mirko Scholz and Steven Thijs and Ph. Jansen and P. Hopper and Guido Groeseneken},
  journal={Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010},
  year={2010},
  pages={1-8}
}
The self-protection capability (SPC) of integrated power arrays in ESD regimes has been studied for the case of integrated 100 V NLDMOS arrays in a BCD process. A new practical methodology for array comparison has been experimentally validated in order to take into account both gate coupling and avalanche current effects. Using TLP and electrical test methods, two orders of magnitude improvement of SPC has been demonstrated by implementation changes to array design. The effects of the Pbody… 
View on IEEE
16 Citations
Highly Influential Citations
2
Background Citations
7
Methods Citations
2

Figures and Tables from this paper

16 Citations

Citation Type

Citation Type

Self-protection capability of integrated NLDMOS power arrays in ESD pulse regimes
Study of power arrays in ESD operation regimes
The self-protection capability of arrays as a layout dependent parameter have been studied using a novel 2.5D simulation methodology. Several topology elements are identified to improve HBM…
Comprehensive study and corresponding improvements on the ESD robustness of different nLDMOS devices
Four-terminal and three-terminal asymmetrical n-type LDMOS (asym-nLDMOS) devices are investigated in 0.18μm 40V SOI BCD technology. To improve normal asym-nLDMOS devices ESD robustness, an additional…
Improving ESD protection of 5V NMOSFET large array device in 0.4μm BCD process
Improving the ESD self-protection capability of 60 V HV p-channel LDMOS large array device in 0.25 μm BCD process
A novel ESD self-protecting symmetric nLDMOS for 60V SOI BCD process
A novel symmetric n-type lateral diffusion MOS (sym-nLDMOS) is presented. Fabricated without any extra mask in a standard 0.18 μm 60 V SOI BCD process, the new sym-nLDMOS has an ability of…
Robust design of HV pLDMOS-ESCR structures in a 60-V BCD process
A pMOS transistor can be used as an electrostatic discharge (ESD) protection device; however, due to its higher turn-on resistance, it has a poor ESD robustness than that of nMOS transistors.…
ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side
This paper studies a composite power n-channel lateral-diffused MOSFET device with a super junction (SJ) and parasitic silicon-controlled rectifier structure (nLDMOS-SJ-SCR) in the drain side, which…
Signal Control Switching for Improving Large Array Devices' ESD Performances
TLDR
A novel signal control switching (SCS) architecture for adding LAD's ESD robustness is proposed, and a little layout area is increased, but a huge E SD robustness increase can be obtained.
Study of Unique ESD Tolerance Dependence on Backgate Ratio for RESURF LDMOS with Rated Voltage Variation
This paper describes that an unique ESD tolerance dependence on a backgate ratio of fully isolated RESURF LDMOS for various cases of rated voltage. For the LDMOS of rated voltage below 60V, the ESD…
...
...

References

SHOWING 1-9 OF 9 REFERENCES
Study of power arrays in ESD operation regimes
The self-protection capability of arrays as a layout dependent parameter have been studied using a novel 2.5D simulation methodology. Several topology elements are identified to improve HBM…
High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection
Electrostatic-discharge robustness of n-channel lateral DMOS (nLDMOS) has been significantly increased in this letter through the waffle-layout style with body-current injection. This body-injected…
Source-side engineering to increase holding voltage of LDMOS in a 0.5-m 16-V BCD technology to avoid latch-up failure
To avoid latch-up failure in high voltage integrated circuits, a source-side engineering technique for on-chip ESD protection nLDMOS is proposed in this work. Experimental results have been verified…
ESD Scalability of LDMOS Devices for Self-Protected Output Drivers
Lateral DMOS (LDMOS) power transistors of SMART technologies are widely used as output drivers in multiple applications. However, LDMOS devices are generally not robust under ESD due to deep snapback…
Snapback Breakdown Dynamics and ESD Susceptibility of LDMOS
LDMOS transistors are widely used as output drivers in multiple applications in smart power IC designs. Relative to their sizes, LDMOS transistors are inherently weak with respect to ESD reliability…
ESD protection considerations in advanced high-voltage technologies for automotive
This paper discusses challenges and solutions of automotive ESD protection design in a reliability driven industry. Various ESD/EMI specifications are compared, which impact the development of…
V
  • Khemka, R.Zhu et al,”, IEEE Electron Device letters, vol. 23, no. 4, p. 212-214
  • 2002
(b)
Y
  • Jou, et al “Source-Side Engineering to Increase Holding Voltage of LDMOS in a 0.5um 16-V BCD Technology to Avoid Latch-up Failure,” IEEE Proc. of 16 IPFA - 2009; “High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection,” Elec. Dev, Lett,, IEEE, Vol30, Iss 4
  • 2009