Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream

@inproceedings{Dundas1998ImprovingPP,
  title={Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream},
  author={James Dundas},
  year={1998}
}
Improving Processor Performance by Dynamically PreProcessing the Instruction Stream by James David Dundas Chairman: Trevor Mudge The exponentially increasing gap between processors and off-chip memory, as measured in processor cycles, is rapidly turning memory latency into a major processor performance bottleneck. Traditional solutions, such as employing multiple levels of caches, are expensive and do not work well with some applications. We evaluate a technique, called runahead pre-processing… CONTINUE READING
10 Citations
38 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-10 of 38 references

Comparison of two common pipeline structures

  • Michael Golden, Trevor Mudge
  • IEE Proceedings on Computer and Digital…
  • 1996
Highly Influential
4 Excerpts

Cache Memories

  • Alan J. Smith
  • ACM Computing Surveys, vol. 18, no. 3, Sep 1982.
  • 1982
Highly Influential
8 Excerpts

Similar Papers

Loading similar papers…