Improving Cache Performance in Dynamic Applications through Data and Computation Reorganization at Run Time

Abstract

With the rapid improvement of processor speed, performance of the memory hierarchy has become the principal bottleneck for most applications. A number of compiler transformations have been developed to improve data reuse in cache and registers, thus reducing the total number of direct memory accesses in a program. Until now, however, most data reuse… (More)
DOI: 10.1145/301618.301670

Topics

Figures and Tables

Sorry, we couldn't extract any figures or tables for this paper.

Statistics

01020'00'02'04'06'08'10'12'14'16'18
Citations per Year

227 Citations

Semantic Scholar estimates that this publication has 227 citations based on the available data.

See our FAQ for additional information.