Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive

@article{Maiti2010ImprovedRO,
  title={Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive},
  author={Abhranil Maiti and Patrick Schaumont},
  journal={Journal of Cryptology},
  year={2010},
  volume={24},
  pages={375-397}
}
In this paper, we analyze ring oscillator (RO) based physical unclonable function (PUF) on FPGAs. We show that the systematic process variation adversely affects the ability of the RO-PUF to generate unique chip-signatures, and propose a compensation method to mitigate it. Moreover, a configurable ring oscillator (CRO) technique is proposed to reduce noise in PUF responses. Our compensation method could improve the uniqueness of the PUF by an amount as high as 18%. The CRO technique could… 
A Multiple Bits Output Ring-Oscillator Physical Unclonable Function
  • Hu Bin, S. Goto, Y. Tsunoo
  • Computer Science, Mathematics
    2011 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS)
  • 2011
TLDR
An improvement of RO PUF is proposed, which is called Multiple Bits Output Ring-Oscillator PUF, which helps to generate more challenge-response pairs with very little extra area cost.
FPGA PUF Based on Programmable LUT Delays
TLDR
In this design the internal variations of FPGA Look-Up Tables are exploited to generate a PUF response and stability is compared with the state of the art reported in literature to date.
A low-overhead RO PUF design for Xilinx FPGAs
TLDR
A low-overhead RO PUF for Xilinx FPGAs is designed by which, on average, one-bit reliable PUF response can be generated by using only a single CLB (Configurable Logic Block).
Low-cost configurable ring oscillator PUF with improved uniqueness
TLDR
A low hardware complexity CRO PUF design with an enhanced capability to generate a large number of bit responses is proposed; only an inverter and a multiplexer are used in each delay unit.
Dynamic Reconfigurable PUFs Based on FPGA
TLDR
The experimental results show that the dynamic reconfigurable PUF structure has a higher hardware efficiency, reliability and stability compared with the previous works.
Design of Latch based Configurable Ring Oscillator PUF Targeting Secure FPGA
TLDR
This paper proposes an enhanced CRO framework which uses latch instead of inverter to build an RO and efficiently utilizes the resources found in a configurable logic block (CLB) to increase the number of RO configurations while using the same area.
Challenge-response generation using RO-PUF with reduced hardware
TLDR
This design incorporates PUF based on circuit variation instead of process variation, PISO shift register reduce the hardware compared to existing RO-OUF, and aims to generate a reliable secret key from integrated circuit.
Crossover Ring Oscillator PUF
TLDR
The basic idea is to implement one-to-one input-output mapping with Lookup Table (LUT)-based interstage crossing structure in each level of inverters to improve flexibility and reliability and reduce hardware overheads.
Efficient attacks on robust ring oscillator PUF with enhanced challenge-response set
TLDR
This paper develops cryptanalytic attacks on a previously proposed low-overhead and robust ROPUF variant that have quadratic time and data complexities in the worst case and demonstrates the effectiveness of the proposed attack by attacking a public domain dataset acquired from FPGA implementations.
A High Reliability FPGA Chip Identification Generator Based on PDLs
TLDR
Experimental results demonstrate that the chip ID generated by the configurable ring oscillator (RO) PUFs is random (passing the NIST randomness test), and multiple measurements under a wide range of operating environments show that the proposed PUF is highly reliable.
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 21 REFERENCES
An Analysis of Delay Based PUF Implementations on FPGA
TLDR
The conclusions are that arbiter and butterfly PUF architectures are ill suited for FPGAs, because delay skew due to routing asymmetry is over 10 times higher than the random variation due to manufacturing process.
Intrinsic PUFs from Flip-flops on Reconfigurable Devices
TLDR
Given experimental data shows that flip-flop PUFs behave similarly to earlier described SRAM PUFs, this work introduces a new type of PUF construction for reconfigurable devices, based on flip- flop powerup values.
A large scale characterization of RO-PUF
TLDR
This paper characterize a PUF based on ring oscillator (RO) using a significantly large population of 125 FPGAs and analyzes the experimental data using a ring oscillators loop delay model, and quantifies the quality factors of aPUF such as uniqueness and reliability.
Temperature-aware cooperative ring oscillator PUF
  • G. Qu
  • Computer Science, Mathematics
    2009 IEEE International Workshop on Hardware-Oriented Security and Trust
  • 2009
TLDR
This work proposes a temperature-aware cooperative (TAC) RO PUF implementation that defines bit generation rules that explicitly take temperature into consideration and pair up the ring oscillator pairs so they can cooperate and can significantly improve the efficiency of the ROPUF implementation.
Silicon physical random functions
TLDR
It is argued that a complex integrated circuit can be viewed as a silicon PUF and a technique to identify and authenticate individual integrated circuits (ICs) is described.
FPGA Intrinsic PUFs and Their Use for IP Protection
TLDR
New protocols for the IP protection problem on FPGAs are proposed and the first construction of a PUF intrinsic to current FPGA based on SRAM memory randomness present on current FFPAs is provided.
Extended abstract: The butterfly PUF protecting IP on every FPGA
TLDR
A new PUF structure called the butterfly PUF that can be used on all types of FPGAs is proposed and experimental results showing their identification and key generation capabilities are presented.
Circuit-level techniques for reliable Physically Uncloneable Functions
TLDR
Therefore, apart from architectural optimizations, circuit level considerations like supply voltage and body bias can improve the reliability of PUFs.
Efficient Helper Data Key Extractor on FPGAs
TLDR
This paper presents for the first time efficient implementations of fuzzy extractors on FPGAs where the efficiency is measured in terms of required hardware resources.
Physical Unclonable Functions for Device Authentication and Secret Key Generation
  • G. Suh, S. Devadas
  • Computer Science, Mathematics
    2007 44th ACM/IEEE Design Automation Conference
  • 2007
TLDR
This work presents PUF designs that exploit inherent delay characteristics of wires and transistors that differ from chip to chip, and describes how PUFs can enable low-cost authentication of individual ICs and generate volatile secret keys for cryptographic operations.
...
1
2
3
...