Corpus ID: 14513529

Implementing FFT in an FPGA Co-Processor

@inproceedings{Lim2004ImplementingFI,
  title={Implementing FFT in an FPGA Co-Processor},
  author={Sheac Yee Lim and A. Crosland},
  year={2004}
}
The Fast Fourier Transform (FFT) is a computationally intensive digital signal processing (DSP) function widely used in applications such as imaging, software-defined radio, wireless communication, instrumentation and machine inspection. Historically, this has been a relatively difficult function to implement optimally in hardware, leading many software designers to use digital signal processors in soft implementations. Unfortunately, because of the function’s computationally intensive nature… Expand

Figures and Tables from this paper

A Low-Power Globally Synchronous Locally Asynchronous FFT Processor
TLDR
This paper presents a low-power globally synchronous locally asynchronous TTA processor using both asynchronous function units and synchronous function units to solve the problem that use asynchronous circuits in TTA framework, which is a synchronous design environment. Expand
Hardware efficient design of Variable Length FFT Processor
  • V. Gautam, K. C. Ray, P. Haddow
  • Computer Science
  • 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems
  • 2011
TLDR
The key features of the efficient design include a conflict free in-place memory replacement scheme for intermediate data storage; a dynamic address generator scheme and the CORDIC (CO-ordinate Rotational Digital Computer) technique for twiddle factor multiplication. Expand
Transport Triggered Architecture Processor for Mixed-Radix FFT
TLDR
The paper describes an FFT implementation supporting power-of-two FFTs with the aid of mixed- radix algorithm based on radix-4 andRadix-2 computations, which is programmable but shows energy-efficiency comparable to fixed-function ASIC implementations. Expand
Design and Implementation of FFT/IFFT System Using Embedded Design Techniques
TLDR
A design of soft core processor system accommodated to perform Fast Fourier Transform and Inverse Fast Fouriers Transform (FFT/IFFT) of a discrete input signal to cope with high density storage requirements of high frequency signals is proposed. Expand
Low-power application-specific FFT processor for LTE applications
TLDR
A processor architecture tailored to mixed-radix4/2/3 FFT algorithm that is programmable but shows energy-efficiency comparable to fixed-function ASIC implementations is described. Expand
Low-power application-specific processor for FFT computations
  • T. Pitkänen, J. Takala
  • Computer Science
  • 2009 IEEE International Conference on Acoustics, Speech and Signal Processing
  • 2009
TLDR
Analysis of a processor architecture tailored for radix-4 and mixed-radix FFT algorithms shows that a programmable solution can possess energy-efficiency comparable to a fixed-function ASIC. Expand
Low-Power, High-Performance TTA Processor for 1024-Point Fast Fourier Transform
TLDR
This paper presents a study where a high performance, low power TTA processor was customized for a 1024-point complex-valued fast Fourier transform (FFT) and shows a significant improvement in energy-efficiency. Expand
Explaining the gap between ASIC and custom power: a custom perspective
  • A. Chang, W. Dally
  • Computer Science, Engineering
  • Proceedings. 42nd Design Automation Conference, 2005.
  • 2005
TLDR
This work surveys a range of techniques available to improve energy efficiency and highlights their cumulative benefit, with the combination of methodology and full-custom circuit techniques and libraries enabling the improved performance to be translated into the potential for factor-of-3 to factor- of-10 improvements in power. Expand
Analysis and test of the effects of single event upsets affecting the configuration memory of SRAM-based FPGAs
  • Luca Cassano
  • Computer Science
  • 2014 International Test Conference
  • 2014
TLDR
An accurate SEU simulator for the early assessment of the sensitivity of SRAM-based FPGA systems to SEUs has been proposed, as well as a model-checking based untestability analysis methodology and a genetic algorithm-based automatic test pattern generation environment. Expand
3G Long Term Evolution Baseband Processing with Application-Specific Processors
TLDR
The software defined radio (SDR) is targeted and the four essential baseband functions of the 3G LTE receiver, namely, list sphere decoding, fast Fourier transform, QR decomposition, and turbo decoding are addressed and the functions are implemented as application specific processors (ASPs). Expand
...
1
2
...

References

SHOWING 1-10 OF 10 REFERENCES
Design Methodology for Hardware Acceleration for DSP
In many signal processing systems, designers are faced with the challenge of requiring more processing power to compute complex digital signal processing (DSP) functions than the processor in use isExpand
Application Note 352: FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000 DSP Processor, Altera Corporation
  • Application Note 352: FPGA Peripheral Expansion & FPGA Co-Processing with a TI TMS320C6000 DSP Processor, Altera Corporation
  • 2004
BDTi's DSP Insider
  • TI Moves 'C64x to 90 Nanometers
  • 2004
FFT MegaCore Function User Guide, version 2.1.0, Altera Corporation
  • FFT MegaCore Function User Guide, version 2.1.0, Altera Corporation
  • 2004
Stratix FPGA Device Handbook, version 3.0, Altera Corporation
  • Stratix FPGA Device Handbook, version 3.0, Altera Corporation
  • 2004
TMS320C6414/5/6 Power Consumption Summary Application Report, Texas Instruments
  • TMS320C6414/5/6 Power Consumption Summary Application Report, Texas Instruments
  • 2003
TMS320C64x DSP Library Programmer's Reference, Texas Instruments
  • TMS320C64x DSP Library Programmer's Reference, Texas Instruments
  • 2003
Atlantic Interface Functional Specification, version 3.0, Altera Corporation
  • Atlantic Interface Functional Specification, version 3.0, Altera Corporation
  • 2002
TMS320C6416 Fixed-Point Digital Signal Processing Data Sheet, Texas Instruments
  • TMS320C6416 Fixed-Point Digital Signal Processing Data Sheet, Texas Instruments
  • 2001
Low Power Programmable DSP Chips: Features and System Design Strategies, BDTi Inc
  • Low Power Programmable DSP Chips: Features and System Design Strategies, BDTi Inc
  • 1994