Implementation of the V60/V70 and its FRM function

@article{Kimura1988ImplementationOT,
  title={Implementation of the V60/V70 and its FRM function},
  author={S. Kimura and Y. Komoto and Y. Yano},
  journal={IEEE Micro},
  year={1988},
  volume={8},
  pages={22-36}
}
A description is given of the V60/V70, the first commercially based, general-purpose 32-bit microprocessor in Japan. Its functions include on-chip floating-point operations, a high-level-language-oriented architecture, software debugging support, and support functions to promote a high level of system reliability. Because high reliability is so important, the V60/V70 contains functional redundancy monitoring (FRM) support functions. The discussion covers the overall design considerations… 
6 Citations
Realizing the V80 and its system support functions
An overview is given of the architecture of an overall design considerations for the 11-unit, 32-b V80 microprocessor, which includes two 1-kB cache memories and a branch prediction mechanism that is
Real-time UNIX operating system: RX-UX 832
TLDR
RX-UX 832 allows system designers to use standard UNIX as its man-machine interface to build fault tolerant systems with sophisticated operability and provides high-quality software applications on the high performance microchips.
A 6.7-MFLOPS floating-point coprocessor with vector/matrix instructions
TLDR
An 80-bit floating-point coprocessor which implements 24 vector/matrix instructions and 22 mathematical functions is described and the performance of 6.7 MFLOPS in the vector-matrix multiplication at 20 MHz has been attained by the use of parallel operations.
A concurrent fault detection method for superscalar processors
The authors describe a method for the concurrent detection of faults in instruction level parallel (ILP) processors. This method makes use of the No Operation (NOP) instruction's slots that sometimes
Design methodologies and CAD tools
TLDR
It will be stressed that the suppression of abstraction levels in a design methodology will lead to conceptually simple methodologies and the corresponding CAD tools will be more efficient.
Design methodologies and CAD tools [VLSI]
  • C. Piguet
  • Computer Science
    1989 Proceedings of the IEEE Custom Integrated Circuits Conference
  • 1989
VLSI design methodologies with fewer abstraction levels than usual are discussed. It is felt that such methods are easier to use and to automatize, while still providing efficient chips. RISC

References

SHOWING 1-3 OF 3 REFERENCES
A 32b CMOS VLSI microprocessor with on-chip virtual memory management
TLDR
The integrated memory management unit (MMU) has a 16-entry full associative Translation Look-aside Buffer (TLB) and a protection check circuitry, which can translate the virtual address to real address in 36ns in worst case.
Introduction to ITRON the Industry-oriented Operating System
Consistent naming rules, reconfigurability options, and fast response times explain the rapid acceptance of this industrial real-time system designed to TRON specifications.