• Corpus ID: 14940475

Implementation of a Single FFT Processor

@inproceedings{Hampson2002ImplementationOA,
  title={Implementation of a Single FFT Processor},
  author={Grant A. Hampson},
  year={2002}
}
This document describes a FPGA implementation and simulation of the FFT component of the IIP Radiometer RFI processor described in [1]. A possible implementation of this FFT component has been previously described in [2]. Here a single FFT processor will be implemented and tested before proceeding to a larger design consisting of many such processors. This document is broken into three separate sections. The first section presents simulations of the Altera FFT Megacore, with special emphasis on… 
2 Citations

Figures and Tables from this paper

Implementation Results of a Windowed FFT
TLDR
The hardware required to implement a windowing function is illustrated and it is shown that for symmetrical windows it could be possible to have a ROM half the length.
Digital Receiver For Interference Suppression in Microwave Radiometry
Recent results are reviewed from an IIP project on the development of digital backends for microwave radiometer systems. The digital backends developed implement real-time RFI suppression algorithms

References

SHOWING 1-6 OF 6 REFERENCES
A Possible 100 MSPS Altera FPGA FFT Processor
TLDR
This document describes a FPGA implementation and simulation of the FFT component of the IIP Radiometer RFI processor described in [1], and several ideas are proposed for a 100 MSPS FFT processor.
A 256 k @ 32-bit Capture Card for the IIP Radiometer
TLDR
The digital part of the radiometer project is broken into several stages of development and it is important to be able to capture results from each stage, so a standard interface was developed using a high density 68-pin SCSI3 connector.
On-Air Test of the IIP Receiver Using Observations of an ATC Radar
TLDR
A quick sanity check of the IIP radiometer hardware developed to date is documents, using observations of a nearby 1331 MHz air traffic control (ATC) radar, which confirms that the dynamic range of the receiver is greater than 40 dB.
Implementation of the Asynchronous Pulse Blanker
  • Implementation of the Asynchronous Pulse Blanker
  • 2002
X0X" => B"010", B"00010011"; --start FFT B"010
  • X0X" => B"010", B"00010011"; --start FFT B"010
  • 1100