Corpus ID: 18890599

Implementation of Vedic Multiplier for Digital Signal Processing

@inproceedings{Kerur2011ImplementationOV,
  title={Implementation of Vedic Multiplier for Digital Signal Processing},
  author={S. S. Kerur and Prakash Narchi and N. JayashreeC and H. M. Kittur},
  year={2011}
}
  • S. S. Kerur, Prakash Narchi, +1 author H. M. Kittur
  • Published 2011
  • Mathematics
    • Digital signal processors (DSPs) are very important in various engineering disciplines. Fast multiplication is very important in DSPs for convolution, Fourier transforms, etc. A fast method for multiplication based on ancient Indian Vedic mathematics is proposed in this paper. The whole of Vedic mathematics is based on 16 sutras (word formulae) and manifests a unified structure of mathematics. Among the various methods of multiplication in Vedic mathematics, Urdhava tiryakbhyam is discussed in… CONTINUE READING
    93 Citations
    Highly Influential Citations
    3
    Background Citations
    14
    Methods Citations
    17

    Figures and Tables from this paper

    Figures and Tables

    93 Citations
    Citation Type

    Citation Type

    High Speed Vedic Multiplier in FIR Filter on FPGA
    • 4
    • PDF
    Implementation of an Efficient Multiplier Architecture over a Conventional Methods using Ancient Indian Vedic Sutra
    • PDF
    Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool
    • 55
    Implementation of Multiplier using Vedic Algorithm
    • 71
    Enhancing Multiplier Speed in Fast Fourier Transform Based on Vedic Mathematics
    • 7
    • PDF
    Analysis Parameter of Area Efficient Vedic Multiplier using Barrel Shifter
    • 1
    VHDL Implementation of Complex Number Multiplier Using Vedic Mathematics
    • 3
    Digital Roots (Dr) Method Verification for Digital Signal Processors Convolution in Vedic Multiplier I/O
    High speed signed multiplier for Digital Signal Processing applications
    • 16
    DESIGN OF VEDIC MULTIPLIER FOR COMPLEX NUMBERS FOR ENHANCED COMPUTATION USING VHDL 1
    • 2
    • PDF

    References

    SHOWING 1-10 OF 12 REFERENCES
    VHDL implementation of fast NxN multiplier based on vedic mathematic
    • S. Akhter
    • Computer Science
    • 2007 18th European Conference on Circuit Theory and Design
    • 2007
    • 101
    A Reduced-Bit Multiplication Algorithm for Digital Arithmetic
    • 136
    VLSI implementation of RSA encryption system using ancient Indian Vedic mathematics
    • 59
    • PDF
    The Implementation of Vedic Algorithms in Digital Signal Processing*
    • 85
    • PDF
    An efficient method of elliptic curve encryption using Ancient Indian Vedic Mathematics
    • 46
    Digital Systems Design Using VHDL
    • 162
    Karad, “The Implementation of Vedic Algorithms in Digital Signal Processing
    • Global J. of Engg. Edu, vol.8,
    • 2004
    Implementation Of Fast NXN Multiplier Based On Vedic Mathematics
    • Jaypee Institute of Information Technology University,
    • 2007
    An Efficient M ethod of Elliptic Curve Encryption Using Ancient Indian Vedic M athematics
    • 2005
    Design And Analysis of A VLSI Based High Performance Low Power Parallel Square Architecture
    • 32