• Corpus ID: 18890599

Implementation of Vedic Multiplier for Digital Signal Processing

@inproceedings{Kerur2011ImplementationOV,
  title={Implementation of Vedic Multiplier for Digital Signal Processing},
  author={Shashidhar Kerur and Prakash Narchi and N JayashreeC and Harish Mallikarjun Kittur},
  year={2011}
}
Digital signal processors (DSPs) are very important in various engineering disciplines. Fast multiplication is very important in DSPs for convolution, Fourier transforms, etc. A fast method for multiplication based on ancient Indian Vedic mathematics is proposed in this paper. The whole of Vedic mathematics is based on 16 sutras (word formulae) and manifests a unified structure of mathematics. Among the various methods of multiplication in Vedic mathematics, Urdhava tiryakbhyam is discussed in… 

Figures and Tables from this paper

High Speed Vedic Multiplier in FIR Filter on FPGA

TLDR
A fast method for multiplication based on ancient Indian Vedic mathematics is used in FIR filter design and can bring about great improvement in DSP performance.

Implementation of an Efficient Multiplier Architecture over a Conventional Methods using Ancient Indian Vedic Sutra

TLDR
A fast method for multiplication based on Ancient Indian Vedic mathematics is proposed and simple Boolean logic is combined with Vedic formulas, which reduces the partial products and sums generated in one step.

Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool

TLDR
This paper presents a high speed 8x8 bit Vedic multiplier architecture which is quite different from the Conventional method of multiplication like add and shift and is based on Vertical and Crosswise structure of Ancient Indian Vedic Mathematics.

Implementation of Multiplier using Vedic Algorithm

TLDR
Study on high speed 8x8 bit Vedic multiplier architecture which is quite different from the Conventional method of multiplication like add and shift is presented.

Enhancing Multiplier Speed in Fast Fourier Transform Based on Vedic Mathematics

TLDR
The performance of high speed multiplier is designed based on Urdhva Tiryabhyam, Nikhilam Navatashcaramam Dashatah, and Anurupye Vedic mathematical algorithms, which gives the method for hierarchical multiplier design.

Analysis Parameter of Area Efficient Vedic Multiplier using Barrel Shifter

TLDR
An attempt will make for making a novel multiplier using Nikhilam Sutra using Barrel Shifter using Xilinx Synthesis Tool on Vertex-7 device family.

VHDL Implementation of Complex Number Multiplier Using Vedic Mathematics

The fundamental and the core of all the digital signal processors (DSPs) are its multipliers, and the speed of the DSPs is mainly determined by the speed of its multiplier. This paper presents a

Digital Roots (Dr) Method Verification for Digital Signal Processors Convolution in Vedic Multiplier I/O

TLDR
Digital Roots (DR) method is used to apply the vedic multiplier I/O digital signals for verify the actual received signals in Digital Signal Processors and shows that Vedic multiplier is an extreme fast multiplier and is well ahead of the modified Booth Wallace multiplier.

High speed signed multiplier for Digital Signal Processing applications

TLDR
A method for fast fixed point signed multiplication based on Urdhava Tiryakbhyam method of Vedic mathematics to improve the speed of Digital Signal Processors is proposed.

DESIGN OF VEDIC MULTIPLIER FOR COMPLEX NUMBERS FOR ENHANCED COMPUTATION USING VHDL 1

TLDR
The work has proved the efficiency of Urdhva tiryakbhyam – Vedic method for multiplication which strikes a difference in the actual process of multiplication itself and the design complexity gets reduced for inputs of larger no of bits and modularity gets increased.
...

References

SHOWING 1-10 OF 12 REFERENCES

VHDL implementation of fast NxN multiplier based on vedic mathematic

  • S. Akhter
  • Computer Science
    2007 18th European Conference on Circuit Theory and Design
  • 2007
TLDR
This gives less computation time for calculating the multiplication result for NxN bit, which will help in designing multiplier in VHDL, as its give effective utilization of structural method of modeling.

A Reduced-Bit Multiplication Algorithm for Digital Arithmetic

TLDR
A reduced-bit multiplication algorithm based on the ancient Vedic multiplication formulae, Urdhva tiryakbhyam and Nikhilam, is proposed and is further optimized by use of some general arithmetic operations such as expansion and bit-shifting to take advantage of bit-reduction in multiplication.

VLSI implementation of RSA encryption system using ancient Indian Vedic mathematics

TLDR
The results show that RSA circuitry implemented using Vedic division and multiplication is efficient in terms of area/speed compared to its implementation using conventional multiplication and division architectures.

The Implementation of Vedic Algorithms in Digital Signal Processing*

Vedic mathematics is the name given to the ancient system of mathematics, or, to be precise, a unique technique of calculations based on simple rules and principles with which any mathematical

An efficient method of elliptic curve encryption using Ancient Indian Vedic Mathematics

TLDR
Efficient hardware circuitry for point doubling using square algorithms of Ancient Indian Vedic Mathematics, "Duplex" D property of binary numbers is proposed in order to calculate the square of a number.

Digital Systems Design Using VHDL

TLDR
This book emphasizes the practical use of VHDL in the digital design process and introduces methods for testing digital systems including boundary scan and a built-in self-test.

Karad, “The Implementation of Vedic Algorithms in Digital Signal Processing

  • Global J. of Engg. Edu, vol.8,
  • 2004

Implementation Of Fast NXN Multiplier Based On Vedic Mathematics

  • Jaypee Institute of Information Technology University,
  • 2007

Further, he is promoted as Asst. Professor (Senior Grade) from the year 2010.His main research interests include VLSI design, embedded systems and communication systems

  • Authors Institutional affiliations and Addresses M r
  • 1998