Corpus ID: 12831739

Implementation of Multi-Bit flip-flop forPower Reduction in CMOS Technologies

@article{Prasad2014ImplementationOM,
  title={Implementation of Multi-Bit flip-flop forPower Reduction in CMOS Technologies},
  author={K. S. Prasad and G. Rajesh and V. Thrimurthulu},
  journal={International Journal of Innovative Research in Computer and Communication Engineering},
  year={2014},
  volume={2}
}
  • K. S. Prasad, G. Rajesh, V. Thrimurthulu
  • Published 2014
  • Computer Science
  • International Journal of Innovative Research in Computer and Communication Engineering
  • Nowadays Power has become a major concern in low power VLSI design. Achieving low power consumption is a tedious one in IC fabrication industries. In modern integrated circuits, clocking is the most dominating power consuming element. Hence this paper describes a method for reducing the power consumption by replacing some flip-flops with fewer multi-bit flip-flops. We perform a co-ordinate transformation to identify those flip-flops that can be merged and their legal regions. Besides, we show… CONTINUE READING

    References

    Publications referenced by this paper.
    SHOWING 1-5 OF 5 REFERENCES
    Power-aware placement
    • 135
    • Open Access
    Impact of technology scaling in the clock system power
    • 45
    • Open Access