Corpus ID: 12831739

Implementation of Multi-Bit flip-flop forPower Reduction in CMOS Technologies

@article{Prasad2014ImplementationOM,
  title={Implementation of Multi-Bit flip-flop forPower Reduction in CMOS Technologies},
  author={K. Anka Siva Prasad and Gundlapalle Rajesh and V. Thrimurthulu},
  journal={International Journal of Innovative Research in Computer and Communication Engineering},
  year={2014},
  volume={2}
}
Nowadays Power has become a major concern in low power VLSI design. Achieving low power consumption is a tedious one in IC fabrication industries. In modern integrated circuits, clocking is the most dominating power consuming element. Hence this paper describes a method for reducing the power consumption by replacing some flip-flops with fewer multi-bit flip-flops. We perform a co-ordinate transformation to identify those flip-flops that can be merged and their legal regions. Besides, we show… Expand

References

SHOWING 1-5 OF 5 REFERENCES
A Reduced Clock-swing Flip-flop (RCSFF) For 63% Clock Power Reduction
A reduced clock-swing flip-flop (RCSFF) is proposed, which is composed of a reduced swing clock driver and a special flip-flop which embodies the leak current cutoff mechanism. The RCSFF can reduceExpand
Power-aware placement
TLDR
A power-aware placement method that simultaneously performs activity- based register clustering that reduces clock power by placing registers in the same leaf cluster of the clock trees in a smaller area and activity-based net weighting that reduces net switching power by assigning a combination of activity and timing weights to the nets with higher switching rates or more critical timing. Expand
Automatic register banking for low-power clock trees
TLDR
An automatic register placement technique is presented that enables the synthesis of low-power clock trees for low- power ICs and reduces clock-tree power on 7 industrial designs. Expand
Impact of technology scaling in the clock system power
  • D. Duarte, N. Vijaykrishnan, M. J. Irwin
  • Engineering, Computer Science
  • Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002
  • 2002
TLDR
A comprehensive framework for the estimation of systemwide and clock sub-system power as function of technology scaling is presented, indicating that clock power will remain a significant contributor to the total chip power, as long as techniques are used to limit leakage power consumption. Expand
High-performance microprocessor design
TLDR
Three generations of Alpha microprocessors have been designed using a proven custom design methodology that facilitates high clock speed, and the chip organization for each generation was carefully chosen to meet critical paths. Expand