Implementation of IEEE single precision floating point addition and multiplication on FPGAs

@article{Louca1996ImplementationOI,
  title={Implementation of IEEE single precision floating point addition and multiplication on FPGAs},
  author={L. Louca and T. A. Cook and William H. Johnson},
  journal={1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines},
  year={1996},
  pages={107-116}
}
Floating point operations are hard to implement on FPGAs because of the complexity of their algorithms. On the other hand, many scientific problems require floating point arithmetic with high levels of accuracy in their calculations. Therefore, we have explored FPGA implementations of addition and multiplication for IEEE single precision floating-point numbers. Customizations were performed where this was possible in order to save chip area, or get the most out of our prototype board. The… Expand
Implementation of IEEE 32 Bit Single Precision Floating Point Addition and Subtraction
FPGA implementation of Addition/Subtraction module for double precision floating point numbers using Verilog
Signed-digit online floating-point arithmetic for FPGAs
Floating-Point Matrix Product on FPGA
...
1
2
3
4
5
...

References

SHOWING 1-6 OF 6 REFERENCES