Implementation aspects of the DPA-resistant logic style MDPL

  title={Implementation aspects of the DPA-resistant logic style MDPL},
  author={Thomas Popp and Stefan Mangard},
  journal={2006 IEEE International Symposium on Circuits and Systems},
  pages={4 pp.-2916}
An important task when implementing cryptographic algorithms in hardware is to provide adequate protection against differential power analysis (DPA) attacks. During the last years, several countermeasures against these attacks have been proposed. One of them is a logic style called masked dual-rail pre-charged logic (MDPL). This article discusses several implementation aspects of this logic style. First, it is shown how MDPL circuits can be built using a semi-custom design flow. Subsequently… CONTINUE READING


Publications citing this paper.
Showing 1-10 of 11 extracted citations


Publications referenced by this paper.
Showing 1-4 of 4 references

AND gate is part of the clock

  • K. Tiri, I. Verbauwhede
  • D-flip- Springer,
  • 2005

Improving the TABLE II Security of Dual - Rail Circuits

  • J. Murphy, A. Bystrov, A. Yakovlev
  • Cryptographic Hardware and Embedded Systems…
  • 2004

example suitable for the rounds three to eight of AES (ten

  • K. Tiri, I. Verbauwhede
  • Conference (ESSCIRC 2002),
  • 2002

Similar Papers

Loading similar papers…