Implementation and performance of parallellised turbo decoders

In this paper, we discuss the implementation of a low latency decoding algorithm for turbo codes and repeat accumulate codes and compare the implementation res ults in terms of maximum available clock speed, resource consumption, error correction performanc e, and the data (information bit) rate. In order to decrease the latency a parallellised decoder… CONTINUE READING