Impact of soft error challenge on SoC design

@article{Zorian2005ImpactOS,
  title={Impact of soft error challenge on SoC design},
  author={Yervant Zorian and Valery A. Vardanian and K. Aleksanyan and K. Amirkhanyan},
  journal={11th IEEE International On-Line Testing Symposium},
  year={2005},
  pages={63-68}
}
Soft errors are a major challenge to robust design. Conventionally, designs with high level requirements for reliability and availability required protection against soft errors. However, the scaling level reached with today's nanometer technologies is moving the soft error protection requirements to SoC designs for a wide range of applications. This paper discusses the soft error challenge, its implication on SoC design practices and possible approaches to create a robust SoC design. 
Highly Cited
This paper has 17 citations. REVIEW CITATIONS

From This Paper

Topics from this paper.
11 Citations
15 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 11 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 15 references

A Systematic Approach to SER Estimation and Solutions

  • H. T. Nguyen, Y. Yagil
  • Proc. 41st Annual IEEE International Symposium on…
  • 2003
Highly Influential
3 Excerpts

Soft Error Resistant Semiconductor Memory Device, US

  • K. Nii, M. Igarashi
  • Patent 6,815,839,
  • 2004
2 Excerpts

Modeling Alpha-Particle-Induced Accelerated Soft Error Rate in Semiconductor Memory

  • M.K.Gong
  • IEEE Trans. on Electron Devices,
  • 2003
1 Excerpt

SRAM Cell Design for Soft Error Rate Immunity

  • J.-J. Liaw
  • US Patent 6,649,456,
  • 2003
2 Excerpts

Similar Papers

Loading similar papers…