Impact of read enable (RE) signal duty cycle distortion (DCD) in NAND flash SI simulation
@article{Mobin2017ImpactOR, title={Impact of read enable (RE) signal duty cycle distortion (DCD) in NAND flash SI simulation}, author={Sayed Mobin and Balaji Raghunathan and Arkady Katz}, journal={2017 IEEE 26th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)}, year={2017}, pages={1-4} }
Impact of Read Enable (RE) signal's Duty Cycle Distortion (DCD) must be integrated in NAND to Flash Management Controller (FMC) SI simulation to predict system level performance accurately in multi-die, high performance systems. Assuming 50% duty cycle signal at the input to NAND driver is too optimistic. Both FMC and NAND contribute a portion of duty cycle distortion in the NAND read cycle. This paper identifies the gap in conventional SI simulation and describes how to reduce this gap in the…
Figures from this paper
2 Citations
Understanding NAND AC Timing Parameters and How to Accurately Implement them in SI Simulations
- Computer Science2019 IEEE 23rd Workshop on Signal and Power Integrity (SPI)
- 2019
This paper identifies the gap in current SI simulation methodology and describes how to correctly implement NAND AC timing parameter specifications for more accurate system level performance prediction.
Statistical Approach to Analyze Duty Cycle Jitter Amplification in NAND Flash Memory System
- Computer Science2018 IEEE 27th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)
- 2018
This paper focuses on the importance of DCD jitter analysis in higher-speed and heavier-loading NAND systems, and introduces a statistical approach to DCDJitter analysis.
References
SHOWING 1-5 OF 5 REFERENCES
Analysis of Jitter-Induced Voltage Noise in Clock Channels
- PhysicsIEEE Transactions on Electromagnetic Compatibility
- 2015
Effects of transmit jitter on lossy clock channel are analyzed analytically by treating the 1010 input clock signal as a sinusoidal wave with a phase modulation that represents jitter.…
Low Voltage and High Speed Interface in NAND Flash
- 2012
Hindi, “Analysis of Jitter-Induced Voltage Noise in Clock Channles
- IEEE Transactions on Electromagnatic Compability,
- 2015
Low Voltage and High Speed Interface in NAND Flash", 2012 Flash Memory Summit
- 2012
ONFI specification version 4.0