Impact of data serialization over TSVs on routing congestion in 3D-stacked multi-core processors

@article{Beanato2016ImpactOD,
  title={Impact of data serialization over TSVs on routing congestion in 3D-stacked multi-core processors},
  author={Giulia Beanato and Alessandro Cevrero and Giovanni De Micheli and Yusuf Leblebici},
  journal={Microelectronics Journal},
  year={2016},
  volume={51},
  pages={38-45}
}
3D integration can alleviate routing congestion, reducing the wirelength and improving performances. Nevertheless, each TSV still occupies non-negligible silicon area: as the number of TSV increases, their effect on the chip routing is detrimental. The reduction in the number of 3D vias obtained with the adoption of serial vertical connections can relieve the routing congestion of the 3D system by reducing the average wirelength. In this paper we explore the impact of the serial approach on the… CONTINUE READING
1 Citations
15 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-10 of 15 references

Effective estimation method of routing congestion at floorplan stage for 3d ics

  • Wenrui Li, Byung-Gyu Ahn, Jaehwan Kim, Jong-Wha Chong
  • J. Semicond. Technol. Sci
  • 2011
1 Excerpt

Similar Papers

Loading similar papers…