Impact of Technology Scaling in the Clock System Power

@inproceedings{Duarte2002ImpactOT,
  title={Impact of Technology Scaling in the Clock System Power},
  author={David Duarte and Narayanan Vijaykrishnan and Mary Jane Irwin},
  booktitle={ISVLSI},
  year={2002}
}
The clock distribution and generation circuitry is known to consume more than a quarter of the power budget of existing microprocessors. A previously derived clock energy model is briefly reviewed while a comprehensive framework for the estimation of systemwide (chip level) and clock sub-system power as function of technology scaling is presented. This framework is used to study and quantify the impact that various intensifying concerns associated with scaling (i.e., increased leakage currents… CONTINUE READING
Highly Cited
This paper has 51 citations. REVIEW CITATIONS

Citations

Publications citing this paper.

52 Citations

051015'05'08'11'14'17
Citations per Year
Semantic Scholar estimates that this publication has 52 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 10 references

Clock Network and Phase-Locked Loop Power Estimation and Experimentation

  • D. Duarte
  • PhD. Thesis,
  • 2002
Highly Influential
3 Excerpts

CMOS Technology Scaling and Its Impact on Cache Delay

  • G. Mc. Farland
  • PhD. Thesis, Stanford University,
  • 1997
1 Excerpt

CMOS Technology Scaling and Its Impact on Cache Delay ” , PhD

  • G. Mc. Farland
  • 1997

Similar Papers

Loading similar papers…