Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems

  title={Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems},
  author={Jongsok Choi and Kevin Nam and Andrew Canis and J. Anderson and S. Brown and T. Czajkowski},
  journal={2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines},
  • Jongsok Choi, Kevin Nam, +3 authors T. Czajkowski
  • Published 2012
  • Computer Science
  • 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines
  • We describe new multi-ported cache designs suitable for use in FPGA-based processor/parallel-accelerator systems, and evaluate their impact on application performance and area. The baseline system comprises a MIPS soft processor and custom hardware accelerators with a shared memory architecture: on-FPGA L1 cache backed by off-chip DDR2 SDRAM. Within this general system model, we evaluate traditional cache design parameters (cache size, line size, associativity). In the parallel accelerator… CONTINUE READING
    55 Citations
    Energy-efficient reconfigurable cache architectures for accelerator-enabled embedded systems
    • 5
    • PDF
    Custom-sized caches in application-specific memory hierarchies
    • 11
    • PDF
    Architecture of block-RAM-based massively parallel memory structures : multi-ported memories and content-addressable memories
    • Highly Influenced
    • PDF
    An efficient FPGA-based memory architecture for compute-intensive applications on embedded devices
    • S. N. Shahrouzi, D. Perera
    • Computer Science
    • 2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)
    • 2017
    • 2
    Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis
    • 7
    • Highly Influenced
    • PDF
    Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors
    • 1
    • PDF
    Design of Cache Memory with Cache Controller Using VHDL
    • 3
    Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs
    • 3
    Architectural synthesis of computational pipelines with decoupled memory access
    • 8
    • PDF
    LMC: Automatic Resource-Aware Program-Optimized Memory Partitioning
    • 6
    • PDF


    Performance and power of cache-based reconfigurable computing
    • 29
    A Flexible Multi-port Caching Scheme for Reconfigurable Platforms
    • 10
    • PDF
    CoRAM: an in-fabric memory architecture for FPGA-based computing
    • 137
    • PDF
    Reconfigurable Cache Implemented on an FPGA
    • 16
    Leap scratchpads: automatic memory and cache management for reconfigurable logic
    • 90
    Efficient multi-ported memories for FPGAs
    • 119
    • PDF
    A parameterized automatic cache generator for FPGAs
    • Peter Yiannacouras, Jonathan Rose
    • Computer Science
    • Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)
    • 2003
    • 34
    • PDF
    Automatic memory partitioning and scheduling for throughput and power optimization
    • 41
    • PDF
    An energy-efficient adaptive hybrid cache
    • 52
    • PDF
    Fast Configurable-Cache Tuning With a Unified Second-Level Cache
    • 101
    • PDF