Image processing using one-dimensional processor arrays

@article{Hammerstrom1996ImagePU,
  title={Image processing using one-dimensional processor arrays},
  author={Dan W. Hammerstrom and Daniel P. Lulich},
  journal={Proc. IEEE},
  year={1996},
  volume={84},
  pages={1005-1018}
}
The first half of this paper presents the design rationale for CNAPS, a specialized one-dimensional (1-D) processor array developed by Adaptive Solutions Inc. In this context, we discuss the problem of Amdahl's law which severely constrains special-purpose architectures. We also discuss specific architectural decisions such as the kind of parallelism, the computational precision of the processors, on-chip versus off-chip processor memory, and-most importantly-the interprocessor communication… 

Figures from this paper

An Integrated Memory Array Processor for Embedded Image Recognition Systems

Embedded processors for video image recognition in most cases not only need to address the conventional cost (die size and power) versus real-time performance issue, but must also maintain high

SIMD processor arrays for image and video processing: a review

The architectures of the recently SIMD processor arrays will be reviewed together with algorithms demonstrating their superior features, especially those whose logic circuits are merged/embedded in the SRAM or DRAM memory process.

An integrated memory array processor architecture for embedded image recognition systems

IMAP-CE, a latest IMAP processor, which integrates 128 of 100MHz 8 bit 4-way VLIW PEs, 128 of 2KByte RAMs, and one 16 bit RISC control processor, into a single chip, and the PE instruction set is enhanced for supporting IDC codes.

Kestrel: design of an 8-bit SIMD parallel processor

This paper surveys four of the Kestrel applications (sequence analysis, neural networks, image compression, and floating-point arithmetic), and discusses the philosophy behind many of the design comparator's compact instruction encoding and design, the architecture's facility with nested conditionals, and the multiplier's flexibility in performing multiprecision operations.

A Comparison of Linear Processor Arrays for Image Processing

It was found that for image processing many simple PEs are more useful than few powerful processors.

Accurate Performance Models of Parallel Low Level Image Processing Operations Based on a Simple A

Experiments show that for realistic image processing operations performance predictions are highly accurate, and suggest that the models form a powerful basis for automatic parallelization and optimization of complete image processing applications.

Parallel image processing with one-dimensional DSP arrays

Parallel Image Processing on Heterogeneous SIMD-MIMD Machines

This work investigated a way of parallel programming using arrays of buckets, which can be distributed over MIMD Processing Units, SIMD Processing Elements or both and analysed the feasibility and efficiency of this approach with the constrained Euclidean Distance Transform.

Bridging the Gap between Computing and Imaging: Towards 'Effortless' Parallel Image Processing

Experiments show that for a realistic image processing application performance predictions are highly accurate and indicate that the core of the architecture forms a powerful basis for automatic parallelization of a wide range of image processing software.

A Software Architecture for User Transparent Parallel Image Processing on MIMD Computers

Results obtained for a realistic application indicate that model-based optimization of a wide range of imaging software indeed is possible, and issues related to automatic parallelization and optimization are dealt with by the application of domain specific performance models.

References

SHOWING 1-10 OF 22 REFERENCES

Why linear arrays are better image processors

  • P. Jonker
  • Computer Science
    Proceedings of the 12th IAPR International Conference on Pattern Recognition, Vol. 2 - Conference B: Computer Vision & Image Processing. (Cat. No.94CH3440-5)
  • 1994
A theoretical study showed that linear processor arrays when properly designed, seem to offer the best speed/efficiency combination even for processing images at video speed.

The AIS-5000 Parallel Processor

The AIS-5000 is a commercially available massively parallel processor which was designed to operate in an industrial environment. It has fine-grained parallelism with up to 1024 processing elements

Parallel architectures and algorithms for image understanding

Part 1 Parallel architectures: VLSI architectures for template matching and block matching, C.Chakarabarti and J.Prasanna-Kumar efficient parallel algorithms for intermediate-level image analysis on the reconfigurable mesh, and implementations and applications of NETRA.

Efficient Image Processing Algorithms on the Scan Line Array Processor

  • D. HelmanJ. JáJá
  • Computer Science
    1993 International Conference on Parallel Processing - ICPP'93
  • 1993
This work develops efficient algorithms for low and intermediate level image processing on the scan line array processor that handles images in a scan line fashion that run in real-time.

A Highly Parallel Digital Architecture for Neural Network Emulation

A new VLSI architecture for emulating neural networks consists of a SIMD array of simple DSP like processor nodes that allows the emulation of arbitrary neural network function, including powerful on-chip learning, and non-neural network data pre-processing and post-processing.

Computer Architecture: A Quantitative Approach

This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important

Accelerating multimedia with enhanced microprocessors

  • R. Lee
  • Computer Science
    IEEE Micro
  • 1995
A software video decoder attains MPEG video and audio decompression and playback at real-time rates of 30 frames per second, on an entry-level workstation, with general-purpose parallel subword instructions that can accelerate a variety of multimedia programs.

Parallel Computing: Theory and Practice

Graph theoretic terminology review of complex numbers parallel algorithm design strategies and how to design parallel algorithms for linear systems and multiprocessors.

Digital image processing - principles and applications

The fundamental principles of Digital Image Processing are explained, as well as practical suggestions for improving the quality and efficiency of image processing.