• Corpus ID: 244129885

Image Denoising in FPGA using Generic Risk Estimation

@inproceedings{Varghese2021ImageDI,
  title={Image Denoising in FPGA using Generic Risk Estimation},
  author={Rinson Varghese},
  year={2021}
}
The generic risk estimator addresses the problem of denoising images corrupted by additive white noise without placing any restriction on the statistical distribution of the noise. In this paper, we discuss an efficient FPGA implementation of this algorithm. We use the undecimated Haar wavelet transform with shrinkage parameters for each sub-band as the denoising function. The computational complexity and memory requirement of the algorithm is first analyzed. To optimize the performance, a… 

Signal-to-Noise Ratio Comparison of Several Filters against Phantom Image

Image denoising methods are important in order to diminish various kinds of noises, which are presented either capturing the image or distorted during image transmission. Signal-to-noise ratio (SNR)

References

SHOWING 1-10 OF 16 REFERENCES

Adaptive Reconfigurable Architecture for Image Denoising

An adaptive reconfigurable architecture for image denoising including a decision making unit to find out the presence of noise as well as type of the noise, based on which a suitable filter is employed during run-time is proposed.

AIDI: An adaptive image denoising FPGA-based IP-core for real-time applications

An Adaptive Image Denoising IP-core (AIDI) for real-time applications that first estimates the level of noise in the input image, then applies an adaptive Gaussian smoothing filter to remove the estimated noise.

FPGA Design and Implementation of a Wavelet-Domain Video Denoising System

FPGA implementation of an advanced wavelet domain noise filtering algorithm, which uses a non-decimated wavelet transform and spatially adaptive Bayesian wavelet shrinkage, demonstrates the effectiveness of the developed scheme for real time video processing.

A distribution-independent risk estimator for image denoising

The proposed method is on par with SURE for Gaussian noise distribution, and better than SURE-based methods for other noise distributions such as uniform and Laplacian distribution in terms of both PSNR and structural similarity (SSIM).

An FPGA-Based Fully Synchronized Design of a Bilateral Filter for Real-Time Image Denoising

A synchronous field-programmable gate array implementation of a bilateral filter for image processing is given, which is implemented as a highly parallelized pipeline structure with very economical and effective utilization of dedicated resources.

Implementing image processing algorithms in FPGA hardware

  • Mohammad I. AlAliK. MhaidatI. Aljarrah
  • Computer Science
    2013 IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies (AEECT)
  • 2013
This paper describes an efficient FPGA based hardware design for different image processing, enhancement, and filtering algorithms using a windowing operator technique to traverse the pixels of an image, and apply the filters to them.

A Model for Radar Images and Its Application to Adaptive Digital Filtering of Multiplicative Noise

A model for the radar imaging process is derived and a method for smoothing noisy radar images is presented and it is shown that the filter can be easily implemented in the spatial domain and is computationally efficient.

A synchronous FPGA design of a bilateral filter for image processing

A new FPGA design concept of a bilateral filter for image processing that can be realized as a highly parallelized pipeline structure with very good utilization of dedicated resources is presented.

A method for modeling noise in medical images

A method to extract the relationship between an image intensity and the noise variance and to evaluate the corresponding parameters was applied successfully to magnetic resonance images with different acquisition sequences and to several types of X-ray images.

A Reconfigurable and Scalable FPGA Architecture for Bilateral Filtering

To the best of the knowledge, this is the first scalable FPGA implementation of the bilateral filter that requires just <inline-formula> <tex-math notation="LaTeX">$O(1)$</tex- maths> operations for any arbitrary operations and is both scalable and reconfigurable.