IS-FPGA : a new symmetric FPGA architecture with implicit scan

@inproceedings{Renovell2001ISFPGAA,
  title={IS-FPGA : a new symmetric FPGA architecture with implicit scan},
  author={Michel Renovell and Penelope Faure and Jean Michel Portal and Joan Figueras and Yervant Zorian},
  booktitle={ITC},
  year={2001}
}
This paper proposes a new and original FPGA architecture with testability facilities. It is first demonstrated that classical FPGA architectures do not allow to efficiently implement sequential circuits with a SCAN chain. It is consequently proposed to modify the architecture of classical FPGAs in order to create an Implicit-Scan chain into the FPGA itself called Implicit Scan FPGA (IS-FPGA). Using this new FPGA architecture, any sequential circuit implemented into the FPGA is ‘implicitly… CONTINUE READING
Highly Cited
This paper has 56 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 28 extracted citations

Application-dependent interconnect testing of Xilinx FPGAs

2008 9th International Conference on Solid-State and Integrated-Circuit Technology • 2008
View 4 Excerpts
Highly Influenced

TTHLS: an HLS tool for testable hardware generation

Design Autom. for Emb. Sys. • 2017
View 1 Excerpt

Debugging framework for FPGA-based soft processors

2016 International Conference on Field-Programmable Technology (FPT) • 2016
View 1 Excerpt

SAT-ATPG for application-oriented FPGA testing

2016 15th Biennial Baltic Electronics Conference (BEC) • 2016
View 1 Excerpt

57 Citations

051015'03'06'10'14'18
Citations per Year
Semantic Scholar estimates that this publication has 57 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-7 of 7 references

BuiltIn Self Test of FPGA Interconnect

C. Stroud, S. Wijesuraya, C. Hamilton, M. Abramovici
International Test Conference, • 1998

RAMbased FPGA: Testing the L U T M Modules

M. Renovell, J. M. Portal, J. Figueras, Y. Zorian
IEEE International Test Conference, • 1998

<<Testing Memory Modules in SRAM-based Configurable FPGAsD

W. K. Huang, F. J. Meyer, N. Park, F. Lombardi
IEEE International Workshop on Memory Technology, Design and Test, • 1997

(FieldProgrammable Gate Arrays >>

S. D. Brown, R. J. Francis, J. Rose, S. G. Vranesic
Kluwer Academic Publishers • 1992

Similar Papers

Loading similar papers…