III-V gate-all-around nanowire MOSFET process technology: From 3D to 4D

  title={III-V gate-all-around nanowire MOSFET process technology: From 3D to 4D},
  author={J. J. Gu and Xianyan Wang and Jiayi Shao and Adam T. Neal and Michael J. Manfra and R. G. Gordon and P. D. Ye},
  journal={2012 International Electron Devices Meeting},
In this paper, we have experimentally demonstrated, for the first time, III-V 4D transistors with vertically stacked InGaAs nanowire (NW) channels and gate-all-around (GAA) architecture. Novel process technology enabling the transition from 3D to 4D structure has been developed and summarized. The successful fabrication of InGaAs lateral and vertical NW arrays has led to 4× increase in MOSFET drive current. The top-down technology developed in this paper has opened a viable pathway towards… CONTINUE READING
Highly Cited
This paper has 20 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 15 extracted citations


Publications referenced by this paper.
Showing 1-8 of 8 references

Multiple-Gate In0. 53Ga0. 47As Channel n-MOSFETs with Self-Aligned Ni-InGaAs Contacts

  • X. Zhang
  • ECS Trans.45,
  • 2012

Size-dependent-transport Study of In0.53Ga0.47As Gate-allaround Nanowire MOSFETs: Impact of Quantum Confinement and Volume Inversion

  • J. J. Gu et. al
  • IEEE Electron Device Lett. 33,
  • 2012

Similar Papers

Loading similar papers…