High throughput neural network based embedded streaming multicore processors

@article{Hasan2016HighTN,
  title={High throughput neural network based embedded streaming multicore processors},
  author={R. Hasan and T. Taha and C. Yakopcic and David J. Mountain},
  journal={2016 IEEE International Conference on Rebooting Computing (ICRC)},
  year={2016},
  pages={1-8}
}
  • R. Hasan, T. Taha, +1 author David J. Mountain
  • Published 2016
  • Computer Science
  • 2016 IEEE International Conference on Rebooting Computing (ICRC)
  • With power consumption becoming a critical processor design issue, specialized architectures for low power processing are becoming popular. Several studies have shown that neural networks can be used for signal processing and pattern recognition applications. This study examines the design of memristor based multicore neural processors that would be used primarily to process data directly from sensors. Additionally, we have examined the design of SRAM based neural processors for the same task… CONTINUE READING
    11 Citations
    A Comparison between Single Purpose and Flexible Neuromorphic Processor Designs
    • 1
    Memristor Crossbar Tiles in a Flexible, General Purpose Neural Processor
    • 11
    A Comparator Design Targeted towards Neural Nets
    • David J. Mountain
    • Computer Science
    • 2019 IEEE International Conference on Rebooting Computing (ICRC)
    • 2019
    Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator
    • 50
    • PDF
    Design Space Evaluation of a Memristor Crossbar Based Multilayer Perceptron for Image Processing
    Impact of Linearity and Write Noise of Analog Resistive Memory Devices in a Neural Algorithm Accelerator
    • 9
    Analysis of Lithium Niobate Memristor Devices for Neuromorphic Programability
    • 1

    References

    SHOWING 1-10 OF 33 REFERENCES
    A heterogeneous computing system with memristor-based neuromorphic accelerators
    • 18
    • PDF
    Memristor crossbar based multicore neuromorphic processors
    • 37
    RENO: A high-efficient reconfigurable neuromorphic computing accelerator design
    • 96
    • PDF
    BenchNN: On the broad potential application scope of hardware neural network accelerators
    • 106
    • PDF
    3D-Stacked Memory Architectures for Multi-core Processors
    • G. Loh
    • Computer Science
    • 2008 International Symposium on Computer Architecture
    • 2008
    • 636
    • PDF
    Two-terminal resistive switches (memristors) for memory and logic applications
    • 101
    • Highly Influential
    DaDianNao: A Machine-Learning Supercomputer
    • Yunji Chen, T. Luo, +8 authors O. Temam
    • Computer Science
    • 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture
    • 2014
    • 884
    • PDF
    The design of an SRAM-based field-programmable gate array. I. Architecture
    • 97
    A million spiking-neuron integrated circuit with a scalable communication network and interface
    • 1,940
    • PDF
    Robust neural logic block (NLB) based on memristor crossbar array
    • 75
    • PDF