High-speed reduced stack dual lock circuits

Abstract

This paper proposes a new pipeline circuit design with improved latency and throughput compared to several other asynchronous pipeline circuits. The channels between pipeline stages use data encoding and a small set of minimum-delay timing constraints that permit modular design with few dependencies on technology and layout. We develop circuit blocks that… (More)
DOI: 10.1109/ASYNC.2004.1299305

Topics

  • Presentations referencing similar topics