High-speed multioperand decimal adders

@article{Kenney2005HighspeedMD,
  title={High-speed multioperand decimal adders},
  author={Robert D. Kenney and Michael J. Schulte},
  journal={IEEE Transactions on Computers},
  year={2005},
  volume={54},
  pages={953-963}
}
There is increasing interest in hardware support for decimal arithmetic as a result of recent growth in commercial, financial, and Internet-based applications. Consequently, new specifications for decimal floating-point arithmetic have been added to the draft revision of the IEEE-754 Standard for floating-point arithmetic. This paper introduces and analyzes three techniques for performing fast decimal addition on multiple binary coded decimal (BCD) operands. Two of the techniques speculate BCD… CONTINUE READING
Highly Influential
This paper has highly influenced 16 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 84 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 57 extracted citations

85 Citations

051015'08'11'14'17
Citations per Year
Semantic Scholar estimates that this publication has 85 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 22 references

Apparatus for Decimal Multiplication,

  • T. Ohtsuki
  • US Patent #4,677,583,
  • 1987
Highly Influential
8 Excerpts

RBCD: Redundant Binary Coded Decimal Adder,

  • B. Shirazi, D. Y. Yun, C. N. Zhang
  • IEE Proc.—Part E,
  • 1989
Highly Influential
4 Excerpts

High-Speed Radix 100 Parallel Adder,

  • S. Singh
  • US Patent #6,546,411,
  • 2003
1 Excerpt

Binary and Decimal Adder Unit,

  • W. Bultmann, W. Haller, H. Wetter, A. Worner Alexander
  • US Patent #6,292,819,
  • 2001
1 Excerpt

Similar Papers

Loading similar papers…