High-speed median filter designs using shiftable content-addressable memory

@article{Lee1994HighspeedMF,
  title={High-speed median filter designs using shiftable content-addressable memory},
  author={Chen-Yi Lee and Po-Wen Hsieh and Jer-Min Tsai},
  journal={IEEE Trans. Circuits Syst. Video Techn.},
  year={1994},
  volume={4},
  pages={544-549}
}
This paper presents a very efficient VLSI architecture for real-time median filtering as requested in many image/video applications. The median is obtained by first sorting input sequences and then selecting identified order according to the number of inputs. To reach the goal of high-speed data sorting, an optimized delete-and-insert algorithm is derived and then mapped onto shiftable content-addressable memory architecture. The complete design can be decomposed into a set of processor… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 24 CITATIONS

A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2010
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Design of an Area-Efficient One-Dimensional Median Filter

  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2013
VIEW 1 EXCERPT
CITES BACKGROUND

A new bit-serial architecture of rank-order filter

  • 2009 52nd IEEE International Midwest Symposium on Circuits and Systems
  • 2009
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-3 OF 3 REFERENCES

VLSI median filters

  • IEEE Trans. Acoustics, Speech, and Signal Processing
  • 1990
VIEW 1 EXCERPT

Why systolic architectures?

  • Computer
  • 1982
VIEW 1 EXCERPT