Corpus ID: 55232409

High speed gate level synchronous full adder designs

  title={High speed gate level synchronous full adder designs},
  author={P. Balasubramanian and N. Mastorakis},
  journal={WSEAS Transactions on Circuits and Systems archive},
  • P. Balasubramanian, N. Mastorakis
  • Published 2009
  • Engineering
  • WSEAS Transactions on Circuits and Systems archive
  • Addition forms the basis of digital computer systems. Three novel gate level full adder designs, based on the elements of a standard cell library are presented in this work: one design involving XNOR and multiplexer gates (XNM), another design utilizing XNOR, AND, Inverter, multiplexer and complex gates (XNAIMC) and the third design incorporating XOR, AND and complex gates (XAC). Comparisons have been performed with many other existing gate level full adder realizations. Based on extensive… CONTINUE READING
    31 Citations
    A delay improved gate level full adder design
    • 13
    • PDF
    A low power gate level full adder module
    • 11
    • PDF
    Fast Mux-based Adder with Low Delay and Low PDP
    • PDF
    FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders
    • 11
    • PDF
    Implementation of an XOR Based 16-bit Carry Select Adder for Area, Delay and Power Minimization
    • A. N. M. Hossain, M. A. Abedin
    • Computer Science
    • 2019 International Conference on Electrical, Computer and Communication Engineering (ECCE)
    • 2019
    • 1
    Comparison of 14 Different Gate Level 1-bit Full Adder Design at Constant Delay
    • Highly Influenced
    Performance Comparison of some Synchronous Adders
    • 2
    • PDF


    On the design of low-energy hybrid CMOS 1-bit full adder cells
    • 53
    • Highly Influential
    A novel multiplexer-based low-power full adder
    • 210
    • PDF
    Design of a low-power, high performance, 8×8 bit multiplier using a Shannon-based adder cell
    • 37
    • Highly Influential
    Performance analysis of low-power 1-bit CMOS full adder cells
    • 484
    • PDF
    Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style
    • S. Goel, A. Kumar, M. Bayoumi
    • Engineering, Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2006
    • 390
    • PDF
    A novel hybrid pass logic with static CMOS output drive full-adder cell
    • M. Zhang, Jiangmin Gu, C. Chang
    • Computer Science
    • Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
    • 2003
    • 166
    A novel low power energy recovery full adder cell
    • 238
    • PDF
    CMOS Logic Circuit Design
    • 205
    • Highly Influential
    A new design of the CMOS full adder
    • 314