High-speed data transfer with FPGAs and QSFP+ modules

@article{Ammendola2011HighspeedDT,
  title={High-speed data transfer with FPGAs and QSFP+ modules},
  author={Roberto Ammendola and Andrea Biagioni and Giacomo Chiodi and Ottorino Frezza and Francesca Lo Cicero and Alessandro Lonardo and R.Lunadei and P. S. Paolucci and Davide Rossetti and Andrea Salamon and Gaetano Salina and Francesco Simula and Laura Tosoratto and Piero Vicini},
  journal={arXiv: Instrumentation and Detectors},
  year={2011}
}
We present test results and characterization of a data transmission system based on a last generation FPGA and a commercial QSFP+ (Quad Small Form Pluggable +) module. QSFP+ standard defines a hot-pluggable transceiver available in copper or optical cable assemblies for an aggregated bandwidth of up to 40 Gbps. We implemented a complete testbench based on a commercial development card mounting an Altera Stratix IV FPGA with 24 serial transceivers at 8.5 Gbps, together with a custom mezzanine… 
View PDF on arXiv
5 Citations
Background Citations
1
Methods Citations
1

Figures from this paper

5 Citations

Citation Type

Citation Type

Architecture for SuperSpeed data communication for USB 3.0 device using FPGA
TLDR
This project work provides architecture for communication between USB 3.0 device controller and host controller at a data rate of 5.0 Gbps using Altera’s Stratix IV FPGA to maintain synchronization between GPIF II and PCIe hard IP.
QUonG: A GPU-based HPC System Dedicated to LQCD Computing
TLDR
The QUonG network mesh exploits the characteristics of LQCD algorithm for the design of a point-to-point, high performance, low latency 3-d torus network to interconnect the computing nodes.
Optical interconnect transmitter based on guided-wave silicon optical bench.
TLDR
The clearly open eye patterns operated at a data rate of 5 Gbps verifies the proposed guided-wave silicon optical bench (GW-SiOB) is suitable for intra-chip optical interconnects.
EURETILE 2010-2012 summary: first three years of activity of the European Reference Tiled Experiment
TLDR
E EURETILE investigates and implements brain-inspired and fault-tolerant foundational innovations to the system architecture of massively parallel tiled computer architectures and the corresponding programming paradigm, and leverages on the multi-tile HW paradigm and SW tool-chain developed by the FET-ACA SHAPES Integrated Project.
APEnet+: a 3D toroidal network enabling Petaflops scale Lattice QCD simulations on commodity clusters
Roberto Ammendola∗ab, Andrea Biagionic, Ottorino Frezzac, Francesca Lo Ciceroc, Alessandro Lonardoc, Pier Paoluccic, Roberto Petronzioad , Davide Rossettic, Andrea Salamona, Gaetano Salinaa,…

References

SHOWING 1-2 OF 2 REFERENCES
APEnet+: a 3D toroidal network enabling Petaflops scale Lattice QCD simulations on commodity clusters
Roberto Ammendola∗ab, Andrea Biagionic, Ottorino Frezzac, Francesca Lo Ciceroc, Alessandro Lonardoc, Pier Paoluccic, Roberto Petronzioad , Davide Rossettic, Andrea Salamona, Gaetano Salinaa,…
Status of the APENet project, in proceedings of XXIIIrd
  • International Symposium on Lattice Field Theory,
  • 2005