# High speed and area efficient vedic multiplier

@article{Kunchigi2012HighSA, title={High speed and area efficient vedic multiplier}, author={Vaijyanath Kunchigi and Linganagouda Kulkarni and Subhash Kulkarni}, journal={2012 International Conference on Devices, Circuits and Systems (ICDCS)}, year={2012}, pages={360-364} }

High speed pipelined multiplier architecture is proposed in this paper. The pipelined architecture consists of 3 stages. 1st stage consists of the 4 - bit Vedic Multiplication unit. 2nd stage consists of partial products and carry. 3rd stage consists of adders and the result of the multiplication. This paper presents the efficiency of Urdhva Triyagbhyam Vedic method for multiplication which strikes a difference in the actual process of multiplication itself. It enables parallel generation of… Expand

#### 77 Citations

LOW POWER ALU DESIGN BY 32 BIT MULTIPLIER VEDIC MULTIPLIER

- 2019

This paper presents Multiply and Accumulate (MAC) unit design using Vedic Multiplier, which is based on Urdhva Tiryagbhyam Sutra. The paper emphasizes an efficient 32-bit MAC architecture along with… Expand

Vedic Multiplier Algorithm to Design 32-bit MAC

- 2014

This paper presents multiply and Accumulate (MAC) unit design using Vedic Multiplier, which is based on Urdhva Tiryagbhyam Sutra. The paper emphasizes an efficient 32-bit MAC architecture along with… Expand

32-BIT MAC UNIT DESIGN USING VEDIC MULTIPLIER

- Computer Science
- 2013

Though the use of Vedic mathematics methods for multiplication is reported in literature, it has been observed that the proposed method of 32-bit MAC unit implementation is using (32X32) multiplication unit and shows improvements in the delay and area. Expand

High speed Vedic multiplier design and implementation on FPGA

- Computer Science
- 2015

Compressor based Vedic Multipliers show considerable improvements in speed and area efficiency. Expand

An Efficient Architecture of Vedic Multiplier using FinFet Based Pass Transistor Logic

- 2020

Multiplies is an important component in Digital Signal Processing (DSP) and communication systems. It is utilized in signal and image processing applications including convolution, Fast Fourier… Expand

FPGA design, simulation and prototyping of a high speed 32-bit pipeline multiplier based on Vedic mathematics

- Computer Science
- IEICE Electron. Express
- 2015

It has been assessed that the multiplier produces partial products by utilizing Vedic mathematics concept by deploying basic 4 × 4 multipliers, which is designed by exploiting special features of multiplexers and 6-input look up tables (LUTs) on the same slices, resulting in considerable minimization in area. Expand

Studies and Performance Evaluation of Vedic Multiplier using Fast Adders

- Computer Science
- 2014

The Vedic Multiplier is designed by Urdhva Tiryagbhyam (UT) technique, constructed with different fast adders and analyzed with FPGA using Xilinx Synthesis Tool (XST). Expand

FPGA Implementation of Multiplier-Accumulator Unit using Vedic multiplier and Reversible gates

- Computer Science
- 2019 Third International Conference on Inventive Systems and Control (ICISC)
- 2019

It has been proved that the proposed DKG gate with Vedic multiplier-adder is having the high speed of operation. Expand

DESIGN AND IMPLEMENTATION OF 64 BIT HIGH SPEED VEDIC MULTIPLIER

- 2021

Multiplier is one of the key hardware blocks in most digital signal processing (DSP) systems. Typical DSP applications where a multiplier plays an important role include digital filtering, digital… Expand

#### References

SHOWING 1-9 OF 9 REFERENCES

High speed energy efficient ALU design using Vedic multiplication techniques

- Computer Science
- 2009 International Conference on Advances in Computational Tools for Engineering Applications
- 2009

The efficiency of Urdhva Triyagbhyam-Vedic method for multiplication is proved which strikes a difference in the actual process of multiplication itself, which enables parallel generation of intermediate products, eliminates unwanted multiplication steps with zeros and scaled to higher bit levels using Karatsuba algorithm. Expand

A Reduced-Bit Multiplication Algorithm for Digital Arithmetic

- Mathematics
- 2008

A reduced-bit multiplication algorithm based on the ancient Vedic multiplication formulae is proposed in this paper. Both the Vedic multiplication formulae, Urdhva tiryakbhyam and Nikhilam, are first… Expand

Lifting scheme discrete Wavelet Transform using Vertical and Crosswise multipliers

- Mathematics
- 2008

In this paper, a power/area efficient multiplier for field programmable gate array (FPGA) logic is proposed using fast arithmetic techniques. An optimised multiplier based on Vedic mathematics is… Expand

High-performance left-to-right array multiplier design

- Mathematics, Computer Science
- Proceedings 2003 16th IEEE Symposium on Computer Arithmetic
- 2003

A split array multiplier organized in a left-to-right leapfrog (LRLF) structure with reduced delay compared to conventional array multipliers with equivalent performance as tree multipliers for n/spl les/32 is proposed. Expand

Fully iterative fast array for binary multiplication and addition

- Mathematics
- 1969

A fast combinational circuit is described which can be used both as a multiplier and as an adder, either separately or together, giving a parallel binary output. The structure, which is completely… Expand

Computer system architecture

- Computer Science
- 1982

The final six chapters present the organization and architecture of the separate functional units of the digital computer with an emphasis on advanced topics. Expand

Design And Analysis of A VLSI Based High Performance Low Power Parallel Square Architecture

- Computer Science
- AMCS
- 2005

Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing on 8085/8086

- Global J. of Engng. Educ.,
- 2004

Tirthji Maharaja," Vedic Mathematics

- Motilal Banarsidas,
- 1986