# High speed Vedic multiplier design and implementation on FPGA

@article{Pawale2015HighSV, title={High speed Vedic multiplier design and implementation on FPGA}, author={Prashant D. Pawale and V. Ghodke}, journal={International journal of applied research}, year={2015}, volume={1}, pages={239-244} }

In high speed digital signal processing units arithmetic logic units, multiplier and accumulate units, the multipliers are use as the key block. By increasing constraints on delay, more and more emphasis is being laid on design of faster multiplications. For high speed applications, a huge number of adders or compressors are to be used in multiplications to perform the partial product addition. The Array multiplier, Vedic 4*4 multiplier and 8*8 multiplier are designed, then 16*16 multiplier… Expand

#### Figures and Topics from this paper

#### 14 Citations

Square & Cube Computation using Vedic Algorithms in FPGA

- 2020

Modern computational devices are in the thirst for speedy computation. Adders and multipliers are the major computational units. Various types of multiplier architectures are suggested so far towards… Expand

VLSI Architecture of High Performance Multiplier for High Speed Applications

- 2020

In the application of digital signal process multipliers play a vital role. With advances in technology, several researchers have tried and try to design multipliers which supply high speed, low… Expand

A 4 x 4 Bit Vedic Multiplier with Different Voltage Supply in 90 nm CMOS Technology

- 2017

Due to continuous scaling of metal oxide semiconductor (MOS) devices, the number of transistors on single chip increases tremendously. The operating frequency also increases with technology. For this… Expand

An Improved Area Efficient 16-QAM Transceiver Design using Vedic Multiplier for Wireless Applications

- International Journal of Recent Technology and Engineering
- 2019

In this research article, an improved area efficient 16-Quadrature Amplitude Modulation (QAM) transceiver design is introduced using Vedic multiplier. The 16-QAM design is transmitted using Pseudo… Expand

AN AREA EFFICIENT 16-QAM TRANSCEIVER DESIGN USING VEDIC MULTIPLIER FOR WIRELESS APPLICATIONS

- 2021

In this research article, an area efficient 16-Quadrature Amplitude Modulation (QAM) transceiver design is introduced using Vedic multiplier. The 16-QAM design is transmitted using Pseudo Random… Expand

Implementation of 32-Bit Complex Floating Point Multiplier Using Vedic Multiplier, Array Multiplier and Combined integer and floating point Multiplier (CIFM)

- 2020 IEEE International Conference for Innovation in Technology (INOCON)
- 2020

Floating point numbers are used in computations in the field of signal processing and multimedia. The multiplication process requires more hardware resources and processing time when compared with… Expand

An Efficient Multiplier Design with Dadda Algorithm using OFA

- 2018

This paper presents Dadda algorithm, the model of 8 bit multiplier having less power and more speed is designed, using fundamental building block as OFA, which possess low power dissipation and… Expand

Low power 4×4 bit multiplier design using dadda algorithm and optimized full adder

- Computer Science
- 2018 15th International Bhurban Conference on Applied Sciences and Technology (IBCAST)
- 2018

This paper presents the model of 4-bit multiplier having low power and high speed using Algorithm named Dadda and the basic building block used is optimized Full adder having low power dissipation… Expand

Design of implementation of efficient 4 × 4 Bit Multiplier using Dadda Algorithm and Optimized Full Adder

- 2018

This paper presents the model of 4-bit multiplier having low power and high speed using Algorithm named Dadda and the basic building block used is optimized Full adder having low power dissipation… Expand

VLSI IMPLEMENTATION OF VARIABLE BIT RATE OFDM TRANSCEIVER SYSTEM WITH MULTI-RADIX FFT/IFFT PROCESSOR FOR WIRELESS APPLICATIONS

- 2020

In this paper, a Variable Bit Rate 64 Subcarrier OFDM Transceiver system is implemented in FPGA and the Modified Multi-radix 64 point FFT/IFFT blocks present in the OFDM design is intended for… Expand

#### References

SHOWING 1-10 OF 11 REFERENCES

High speed vedic multiplier designs-A review

- Mathematics
- 2014 Recent Advances in Engineering and Computational Sciences (RAECS)
- 2014

Multipliers are the key block in high speed arithmetic logic units, multiplier and accumulate units, digital signal processing units etc. With the increasing constraints on delay, more and more… Expand

Vedic Mathematics Based Multiply Accumulate Unit

- Computer Science
- 2011 International Conference on Computational Intelligence and Communication Networks
- 2011

The proposed Vedic multiplier used inside the MAC unit is based on the Sutra "Urdhva Tiryagbhyam" (Vertically and Cross wise) which is one of the Sutras of Vedic mathematics which was rediscovered in early twentieth century. Expand

FPGA Implementation of Low Power and High Speed Vedic Multiplier using Vedic Mathematics

- 2013

Abstract:-A high speed processor depends greatly on the multiplier as it is one of the key hardware blocks in most digital signal processing system as well as in general processors. This paper… Expand

Novel high speed vedic mathematics multiplier using compressors

- Mathematics
- 2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s)
- 2013

With the advent of new technology in the fields of VLSI and communication, there is also an ever growing demand for high speed processing and low area design. It is also a well known fact that the… Expand

Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL

- Mathematics
- 2013

This paper presents a delay comparison of two different multipliers for unsigned data, one uses a ripple carry and the second one uses a carry-lookahead adder. The 4×4 Vedic multiplier module using… Expand

High speed and area efficient vedic multiplier

- Mathematics
- 2012 International Conference on Devices, Circuits and Systems (ICDCS)
- 2012

High speed pipelined multiplier architecture is proposed in this paper. The pipelined architecture consists of 3 stages. 1st stage consists of the 4 - bit Vedic Multiplication unit. 2nd stage… Expand

Design of high speed low power multiplier using Reversible logic: A Vedic mathematical approach

- Mathematics
- 2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT)
- 2013

Multipliers are vital components of any processor or computing machine. More often than not, performance of microcontrollers and Digital signal processors are evaluated on the basis of number of… Expand

ASIC design of a high speed low power circuit for factorial calculation using ancient Vedic mathematics

- Computer Science, Mathematics
- Microelectron. J.
- 2011

ASIC design of a high speed low power circuit for factorial calculation of a number and improvements in speed and power consumption were found in comparison with UT and NND based implementations, respectively. Expand

A Novel Time and Energy Efficient Cubing Circuit Using Vedic Mathematics for Finite Field Arithmetic

- Mathematics, Computer Science
- ARTCom
- 2009

It is proved that Anurupya Sutra improves the performance of cubing operations with two different multiplier architectures - One array structured and one tree structure. Expand

Multiplier design based on ancient Indian Vedic Mathematics

- Mathematics
- 2008 International SoC Design Conference
- 2008

Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas). It mainly deals with Vedic… Expand